7
mirror of https://github.com/parallella/parallella-hw.git synced 2024-11-24 03:34:40 +00:00
parallella-hw/archive/fpga/ip/xilinx
Andreas Olofsson 046706db8a Reorg
2016-02-03 00:43:14 -05:00
..
axi_bram_ctrl_16b Reorg 2016-02-03 00:43:14 -05:00
fifo_async_103x16 Reorg 2016-02-03 00:43:14 -05:00
fifo_async_103x32 Reorg 2016-02-03 00:43:14 -05:00
memory_dp_48x4096 Reorg 2016-02-03 00:43:14 -05:00
README Reorg 2016-02-03 00:43:14 -05:00

This directory contains generated IP blocks from the Vivado tools.  

Known Issues:  
Xilinx header file 
Portability