added silk screen #1

Merged

McRaeAlex merged 2 commits from am/develop into main

2023-11-12 02:11:52 +00:00

McRaeAlex commented

2023-11-10 05:36:38 +00:00

Owner

Added the remainder of our logo as a silkscreen

I did this by exporting the part of the logo in inkscape to a png. Then using the kicad image -> footprint function. Then finally overlaying the footprint on the pcb.

I presume that if / when these are manufactured the actual soldermask and silkscreen colors will differ.

Added the remainder of our logo as a silkscreen I did this by exporting the part of the logo in inkscape to a png. Then using the kicad image -> footprint function. Then finally overlaying the footprint on the pcb. I presume that if / when these are manufactured the actual soldermask and silkscreen colors will differ.

McRaeAlex self-assigned this 2023-11-10 05:36:38 +00:00

McRaeAlex added 1 commit 2023-11-10 05:36:38 +00:00

d64357800e added silk screen

McRaeAlex requested review from daniel 2023-11-10 05:40:24 +00:00

AllSpiceAlice requested changes 2023-11-10 16:24:20 +00:00

badge.kicad_pcb Outdated

AllSpiceAlice commented

2023-11-10 16:24:09 +00:00

First-time contributor

@McRaeAlex , the copper at the stem of the leaf can't go all the way to the edge. Every CM has a minimum clearance copper-to-edge. You can set that in the DRC and it will give you a warning. I would use 10mil (milli-inches, I know) as safe guide.

I would also add more space between U1.7 and U1.8 and the edge of the board. One trick might be to rotate the parts by 45degrees. Regardless, this is amazing.

!thumbnail[](badge.kicad_pcb){ diff="McRaeAlex/badge:9815e562a01d58f0f6e9c12953d20142d4826c28...d64357800e44ace6b57ac1ab61e34e696c90ee67" pr="1" layers="62,61,60,57,33,32,34" diff-visibility="full" variant="default" view-coords="39.7,61.0,44.1,67.6" aspect-ratio="1.403" } @McRaeAlex , the copper at the stem of the leaf can't go all the way to the edge. Every CM has a minimum clearance copper-to-edge. You can set that in the DRC and it will give you a warning. I would use 10mil (milli-inches, I know) as safe guide. I would also add more space between U1.7 and U1.8 and the edge of the board. One trick might be to rotate the parts by 45degrees. Regardless, this is amazing.

daniel approved these changes 2023-11-10 16:27:59 +00:00

daniel left a comment

Collaborator

@allspiceuser said everything I'd like to. Do what they said.

McRaeAlex commented

2023-11-10 16:55:31 +00:00

Author

Owner

Is that also true for the silkscreen? I originally had it copper but changed the "branch" to be a silkscreen.

I intend to put the LEDs along the "branch" portion of the logo and didn't want to short something with it being copper.

I will rotate the components. 👍

Is that also true for the silkscreen? I originally had it copper but changed the "branch" to be a silkscreen. I intend to put the LEDs along the "branch" portion of the logo and didn't want to short something with it being copper. I will rotate the components. 👍

daniel commented

2023-11-10 17:27:56 +00:00

Collaborator

@McRaeAlex, you should be able to print the silkscreen up to the edge.

The reason copper can't go to the edge, is when you cut the edge of the board, the copper can short to internal layers.

The silkscreen, however, can just be cut through without consequence.

@McRaeAlex, you should be able to print the silkscreen up to the edge. The reason copper can't go to the edge, is when you cut the edge of the board, the copper can short to internal layers. The silkscreen, however, can just be cut through without consequence.

👍 1

McRaeAlex added 1 commit 2023-11-12 02:08:39 +00:00

bb2c5b151b Initial prototype (done-ish)

Changes

* added footprints for the capacitor, resistors and led
* places the remaining components on the board
* route nets
* fix *most* DRC errors

McRaeAlex merged commit 8ad68d8b28 into main

2023-11-12 02:11:52 +00:00

McRaeAlex referenced this issue from a commit

2023-11-12 02:11:54 +00:00

Merge pull request 'added silk screen' (#1) from am/develop into main

No reviewers

No Label

No Milestone

No Assignees

3 Participants

Notifications

Due Date

The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: McRaeAlex/badge#1

No description provided.