mirror of
https://hub.allspice.io/AllSpice-Demos/Cadence-DeHDL-Demo.git
synced 2025-09-09 07:13:48 +00:00
15 lines
180 B
Verilog
15 lines
180 B
Verilog
// generated by newgenasym Mon Oct 10 17:27:26 2016
|
|
|
|
|
|
module \trans#20mosfet (d, g, s);
|
|
inout d;
|
|
inout g;
|
|
inout s;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|