mirror of
https://hub.allspice.io/AllSpice-Demos/Cadence-DeHDL-Demo.git
synced 2025-09-09 07:13:48 +00:00
15 lines
205 B
Verilog
15 lines
205 B
Verilog
// generated by newgenasym Fri Oct 05 15:58:47 2007
|
|
|
|
|
|
module rsmd0805 (a, b);
|
|
parameter size = 1;
|
|
inout [size-1:0] a;
|
|
inout [size-1:0] b;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|