NoIndexTests/Cyclone-HDL
0
Fork 0
Files Issues Design Reviews Releases
Files
main
New Design Review Cyclone-HDL/CycloneV_RunBMC_SCH/worklib/ssmc_runbmc/packaged/pxl.log
Hermes e5191948ae Initial upload - V1
2025-03-13 16:54:52 -07:00

240 lines
10 KiB
Plaintext
Raw Permalink Blame History

Cadence Design Systems, Inc.
Packager-XL 17.2-2016 059 (3818939) WIN32 9/10/2019 12:00:00 IST
(C) Copyright 1994, Cadence Design Systems, Inc.
Run on Tue Oct 19 17:54:03 2021
**********************************************
* Processing project file and command line *
**********************************************
ANNOTATE 'BODY' 'PIN'
COMP_DEF_PROP 'ALT_SYMBOLS' 'JEDEC_TYPE' 'NC_PINS' 'MERGE_NC_PINS'
'POWER_GROUP' 'POWER_PINS' 'MERGE_POWER_PINS' 'PINCOUNT'
COMP_INST_PROP 'DEFAULT_SIGNAL_MODEL' 'EMBEDDED_PLACEMENT' 'GROUP'
'INCLUDE_IN_RF_TOPOLOGY' 'NO_XNET_CONNECTION' 'REUSE_ID'
'REUSE_INSTANCE' 'REUSE_NAME' 'ROOM' 'SYMBOL_EDITED'
'VOLT_TEMP_SIGNAL_MODEL' 'ISRFELEMENT' 'RFELEMENTTYPE'
'RFLAYER' 'RFLAYER1' 'RFLAYER2' 'RFLAYER3' 'RFLAYER4'
'RFLAYER5' 'RFLAYER6' 'RFLAYER7' 'RFLAYER8' 'RFLAYER9'
'RFLAYER10' 'RFLAYER11' 'RFLAYER12' 'RFLAYER13' 'RFLAYER14'
'RFLAYER15' 'RFLAYER16' 'RFCOUPLINGMODE' 'RFFLIPMODE'
'RFANGLE' 'RFANGLE1' 'RFWIDTH' 'RFWIDTH1' 'RFWIDTH2'
'RFWIDTH3' 'RFWIDTH4' 'RFWIDTH5' 'RFWIDTH6' 'RFWIDTH7'
'RFWIDTH8' 'RFWIDTH9' 'RFWIDTH10' 'RFWIDTH11' 'RFWIDTH12'
'RFWIDTH13' 'RFWIDTH14' 'RFWIDTH15' 'RFWIDTH16' 'RFLENGTH'
'RFLENGTH1' 'RFLENGTH2' 'RFLENGTH3' 'RFLENGTH4' 'RFLENGTH5'
'RFLENGTH6' 'RFLENGTH7' 'RFLENGTH8' 'RFSPACING' 'RFSPACING1'
'RFSPACING2' 'RFSPACING3' 'RFSPACING4' 'RFSPACING5'
'RFSPACING6' 'RFSPACING7' 'RFSPACING8' 'RFSPACING9'
'RFSPACING10' 'RFSPACING11' 'RFSPACING12' 'RFSPACING13'
'RFSPACING14' 'RFSPACING15' 'RFOFFSETX' 'RFOFFSETY'
'RFRADIUS' 'RFDEPTH' 'RFFREQUENCY' 'RFMITERFRACTION'
'RFBENDMODE' 'RFNUMBERLEGS' 'RFNUMBERPAIRS' 'RFNUMBERTURNS'
'RFCAPACITANCE' 'RFRESISTANCE' 'RFINDUCTANCE'
'RFPADSTACKNAME' 'RFPADSSMNAME1' 'RFPADSSMNAME2'
'RFPADBEGINLAYER' 'RFPADENDLAYER' 'RFPADLINEWIDTH1'
'RFPADLINEWIDTH2' 'RFPADDIAMETER1' 'RFPADDIAMETER2'
'RFPADLENGTH1' 'RFPADLENGTH2' 'RFHOLEDIAMETER' 'RFPADANGLE'
'RFDRANAME' 'RFPADTYPE' 'RFUID' 'RFBLOCK' 'RFDCNET'
'RFGROUP' 'MWO_NAME' 'SIGNAL_MODEL'
SUPPRESS_GLOBAL_SHORT_CHECK OFF
DEBUG 0
DEFAULT_PHYS_DES_PREFIX U
FEEDBACK 'OFF'
MAX_ERRORS 999
NET_NAME_CHARS @ - ! # % & ( ) * . / : ? [ ] ^ _ ` +
= > 0 1 2 3 4 5 6 7 8 9
NET_NAME_LENGTH 50
NUM_OLD_VERSIONS 3
OPTIMIZE OFF
REUSE_REFDES OFF
OPF_OPTIMIZATION OFF
HARD_LOC_SEC OFF
FORCE_PTF_ENTRY OFF
REGENERATE_PHYSICAL_NET_NAME OFF
SCH_POWER_GROUP_WINS_OVER_PPT OFF
NULL_OPT_VALID OFF
USE_VECTOR_NOTATION ON
FILTER_ECS_FROM_XNET ON
OUTPUT 'ON'
PACKAGE_PROP 'GROUP' 'ROOM'
PART_TYPE_LENGTH 31
REF_DES_LENGTH 31
REPACKAGE OFF
ELECTRICAL_CONSTRAINTS ON
OVERWRITE_CONSTRAINTS OFF
RUN_DIR ./worklib/ssmc_runbmc/packaged/
STRICT_PACKAGE_PROP 'REUSE_INSTANCE'
USE_LIBRARY_PPT ON
USE_STATE ON
WARNINGS ON
LIBRARY 'chpset_lib' 'DELO_REVIEW' 'dev_analog' 'dev_asic' 'dev_clock'
'dev_conn' 'dev_controller' 'dev_digital' 'dev_discrete'
'dev_fconn' 'dev_intel' 'dev_memory' 'dev_misc' 'dev_sconn'
'dev_standard' 'dev_symbols' 'dev_ttl' 'dev_u_proc' 'dev_vreg'
'local_lib' 'MECH_LIB' 'mstr_analog' 'mstr_asic' 'mstr_clock'
'mstr_conn' 'mstr_controller' 'mstr_digital' 'mstr_discrete'
'mstr_fconn' 'mstr_intel' 'mstr_memory' 'mstr_misc' 'mstr_sconn'
'mstr_standard' 'mstr_symbols' 'mstr_ttl' 'mstr_u_proc' 'mstr_vreg'
'ssmc_runbmc_lib'
VIEW_PTF part_table
VIEW_PACKAGER packaged
VIEW_CONSTRAINTS sch_1
DESIGN_LIBRARY ssmc_runbmc_lib
DESIGN_NAME ssmc_runbmc
VIEW_CONFIG_PHYSICAL cfg_package
SD_SUFFIX_SEPARATOR _
STOP_PST_GEN_ON_PTF_MISMATCH ON
IGNORE_PRIM_BINDING OFF
LOG_INST_PHYS_PATH ON
ANNOTATE_VISIBLE_SEC OFF
PTF_MISMATCH_EXCLUDE_INJ_PROP 'ALL'
IMPORT_HFS_HARDSEC_ON_SWAP_PINS OFF
ALLOW_PTFVALUE_INITIAL_BLANKS ON
PRESERVE_UNSUBSTITUTED_MACROS OFF
DETECT_SYS_NETSHORTS_PKG ON
PROCESS_PIN_SHORT_PROP OFF
STOP_PACKAGE_ON_SCHEMATIC_ERROR OFF
LOCK_FILE_PERM 444
LOCK_FOR_SAME_USER OFF
ERROR_ON_MISMATCHED_INTERFACE ON
RETAIN_ZERO_NODE_NETS OFF
IGNORE_ERR_EMPTY_LONGPARTNAME OFF
ERROR_ILLEGAL_QUOTE_PPT OFF
B2F_OVERWRITE_CONSTRAINTS OFF
ERROR_ON_PARTIAL_INSTANTIATION_OF_HSS OFF
RUN_HIERWR_BEFORE_PXL OFF
IMPORT_CONSTRAINTS_ONLY_FEEDBACK OFF
REPORT_NET_PROP_CONFLICT_AS_ERROR OFF
CHECK_PACK_SYNC_ON_PKG OFF
ERR_OK_NET_ONE_PIN_MULTI_NODES OFF
ALLOW_PINTEXT_SWAP ON
SHOW_EXTENDED_HELP ON
HONOR_SOFT_PROPS_PACKAGE 'NONE'
ALLOW_SAME_PACKAGE OFF
**************************************************************
* End processing project file and command line (00:00:00) *
**************************************************************
Creating Configuration "cfg_package" for Design "ssmc_runbmc"
INFO(SPCODD-181): Loading C:\Cadence\SPB_17.2\share\cdssetup\cdsprop.tmf.
INFO(SPCODD-181): Loading C:\Cadence\SPB_17.2\share\cdssetup\cdsprop.paf.
*********************************
* Loading the design database *
*********************************
INFO(SPCODD-181): Loading ./archive_libs/mstr_discrete/res/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_discrete/cap/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_controller/usb3320/part_table/pa~
rt.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_discrete/crystal/part_table/part~
.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_memory/mtfc16gakaena/part_table/~
part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_digital/max31790/part_table/part~
.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_digital/tmp75/part_table/part.pt~
f.
INFO(SPCODD-181): Loading ./archive_libs/mstr_discrete/fet_n_dual/part_table/p~
art.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_misc/switch_d90553001/part_table~
/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_controller/ds1818/part_table/par~
t.ptf.
INFO(SPCODD-181): Loading ./local_lib/5csxfc6/part_table/part.ptf.
INFO(SPCODD-181): Loading ./local_lib/10m50da/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_analog/nc7sb3157/part_table/part~
.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_discrete/ferrite/part_table/part~
.ptf.
INFO(SPCODD-181): Loading ./local_lib/mpm3632/part_table/part.ptf.
INFO(SPCODD-181): Loading ./local_lib/mpm3804/part_table/part.ptf.
INFO(SPCODD-181): Loading ./local_lib/mpm3833/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_vreg/tps51200/part_table/part.pt~
f.
INFO(SPCODD-181): Loading ./archive_libs/mstr_digital/pca9555/part_table/part.~
ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_discrete/led/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_discrete/led_a/part_table/part.p~
tf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_discrete/diode/part_table/part.p~
tf.
INFO(SPCODD-181): Loading ./local_lib/fconn260_ocp_bmc/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_ttl/ttl1t45/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_digital/max34409/part_table/part~
.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_ttl/ttl3257/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_ttl/ttl2g07/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_sconn/sconn14_d20995012/part_tab~
le/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_memory/24c02/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_memory/mx25l51245g/part_table/pa~
rt.ptf.
INFO(SPCODD-181): Loading ./local_lib/sconn20_k70426001/part_table/part.ptf.
INFO(SPCODD-181): Loading ./local_lib/si5351a/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_discrete/fet_pch4d1s/part_table/~
part.ptf.
INFO(SPCODD-181): Loading ./local_lib/mt41k256m16ha/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_ttl/74cbtlv1g125/part_table/part~
.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_misc/tp/part_table/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_sconn/sconn10_h39949001/part_tab~
le/part.ptf.
INFO(SPCODD-181): Loading ./archive_libs/mstr_misc/sw_c94015003/part_table/par~
t.ptf.
*************************
* Loading State Files *
*************************
Loading ./worklib/ssmc_runbmc/packaged/pxl.state.
*****************************************
* End loading State Files (00:00:00) *
*****************************************
****************************************
* Starting to assign physical parts. *
****************************************
***********************************************
* End assigning physical parts. (00:00:01) *
***********************************************
***************
* Packaging *
***************
*******************************
* End packaging (00:00:00) *
*******************************
Conflicts found in net properties. Please refer to pstprop.dat file
INFO(SPCOPK-1442): No errors detected
INFO(SPCOPK-1444): No warnings detected
Start time 17:54:03
End time 17:54:12
Elapsed time 0:00:09
***************************************************************************
* Packager-XL execution done.
***************************************************************************
Starting to audit ECsets in the design...
Audit completed successfully.
Reference in New Issue View Git Blame Copy Permalink