NoIndexTests/E2E-Turbot-BOMGEN
0
Fork 0
Files Issues Design Reviews 10 Releases

E2E @ 24f21021 - manual run: su/alternate-formats verification @ 24f2102 #192

Closed
shrikanthup wants to merge 2 commits from refs/pull/192/head into main
pull from: refs/pull/192/head
merge into: NoIndexTests:main
Conversation 2 Commits 2 Changes 7 +504 -81
shrikanthup commented 2026-05-27 16:20:38 +00:00 (Migrated from staging.allspice.dev)
Copy Link

Source: manual run: su/alternate-formats verification @ 24f2102
Ref: 24f210213d4b98412292018488d65ea5fa571e4f
Mode: e2e
Cache: enabled (s3://allspice-storage-allspice-cloudstaging-staging/datasheet_cache)
Cleanup: auto-closed after 7 days

Resolved config 
{
  "dump_analysis_dir": "debug_dump",
  "libraries": [
    {
      "ipn_column": "IPN",
      "mpn_column": "MPN",
      "path": ".allspice/library.csv",
      "type": "csv"
    },
    {
      "digikey_client_id_env": "DIGIKEY_CLIENT_ID",
      "digikey_client_secret_env": "DIGIKEY_CLIENT_SECRET",
      "type": "digikey"
    }
  ]
}

Triggered at 2026-05-27T16:20:36.294560Z. Branch 67d9bbe8 will be deleted on cleanup.

**Source:** manual run: su/alternate-formats verification @ 24f2102 **Ref:** [`24f210213d4b98412292018488d65ea5fa571e4f`](https://github.com/AllSpiceIO/connections-checker/tree/24f210213d4b98412292018488d65ea5fa571e4f) **Mode:** e2e **Cache:** enabled (s3://allspice-storage-allspice-cloudstaging-staging/datasheet_cache) **Cleanup:** auto-closed after 7 days <details> <summary>Resolved config</summary> ```json { "dump_analysis_dir": "debug_dump", "libraries": [ { "ipn_column": "IPN", "mpn_column": "MPN", "path": ".allspice/library.csv", "type": "csv" }, { "digikey_client_id_env": "DIGIKEY_CLIENT_ID", "digikey_client_secret_env": "DIGIKEY_CLIENT_SECRET", "type": "digikey" } ] } ``` </details> Triggered at 2026-05-27T16:20:36.294560Z. Branch `67d9bbe8` will be deleted on cleanup.
AllSpiceAlice commented 2026-05-27 16:21:07 +00:00 (Migrated from staging.allspice.dev)
Copy Link

DRCY has reviewed this Design Review, and there should be a review posted below.

DRCY has reviewed this Design Review, and there should be a review posted below.
AllSpiceAlice (Migrated from staging.allspice.dev) reviewed 2026-05-27 18:48:41 +00:00
AllSpiceAlice (Migrated from staging.allspice.dev) left a comment
Copy Link

DRCY Connections Checker Review

DRCY reviewed the connections in the 25 page(s) that changed in this DR. From these pages, DRCY selected 401 component(s) to review, and found 7 potential issue(s) in 7 component(s). DRCY has posted comments on the schematic for each potential issue. For more details on the components reviewed and their connections, click on the dropdown below.

Component Details

DRCY selected and reviewed all connections from the following components of the schematic:

CPU1 - INTEL_ATOM_E3825_SOC ❌

DRCY flagged 1 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
AK12 DDI0_RCOMP_P DDI_RCOMP_N ❌
DDI0_RCOMP pins are swapped. Pin AK13 (D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅, negative) connects to DDI_RCOMP_P, and pin AK12 (DDI0_RCOMP_P, positive) connects to DDI_RCOMP_N. These connections should be reversed.
  • Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative/complement signal of the differential pair (from datasheet 140-0004628, page 213)
  • Pin AK12 is named DDI0_RCOMP_P with _P suffix explicitly indicating the positive signal of the differential pair (from datasheet 140-0004628, page 213)
  • Pin AK13 connects to net DDI_RCOMP_P in the schematic (from schematic)
  • Pin AK12 connects to net DDI_RCOMP_N in the schematic (from schematic)
  • The overline notation on the entire pin name D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ is Intel's way of indicating the negative side of the differential RCOMP pair (reasoning)
  • Standard differential pair naming convention dictates that the negative pin should connect to a net with _N suffix and the positive pin to a net with _P suffix (reasoning)
  • The current connections are reversed: AK13 (negative) connects to _P net and AK12 (positive) connects to _N net (reasoning)
  • These pins should be corrected: AK13 should connect to DDI_RCOMP_N and AK12 should connect to DDI_RCOMP_P (reasoning)
  • R217 (402 ohm) is correctly placed between DDI_RCOMP_N and DDI_RCOMP_P nets as the compensation resistor (from schematic)
AK13 ~DDI0_RCOMP DDI_RCOMP_P ❌
DDI0_RCOMP pins are swapped. Pin AK13 (D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅, negative) connects to DDI_RCOMP_P, and pin AK12 (DDI0_RCOMP_P, positive) connects to DDI_RCOMP_N. These connections should be reversed.
  • Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative/complement signal of the differential pair (from datasheet 140-0004628, page 213)
  • Pin AK12 is named DDI0_RCOMP_P with _P suffix explicitly indicating the positive signal of the differential pair (from datasheet 140-0004628, page 213)
  • Pin AK13 connects to net DDI_RCOMP_P in the schematic (from schematic)
  • Pin AK12 connects to net DDI_RCOMP_N in the schematic (from schematic)
  • The overline notation on the entire pin name D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ is Intel's way of indicating the negative side of the differential RCOMP pair (reasoning)
  • Standard differential pair naming convention dictates that the negative pin should connect to a net with _N suffix and the positive pin to a net with _P suffix (reasoning)
  • The current connections are reversed: AK13 (negative) connects to _P net and AK12 (positive) connects to _N net (reasoning)
  • These pins should be corrected: AK13 should connect to DDI_RCOMP_N and AK12 should connect to DDI_RCOMP_P (reasoning)
  • R217 (402 ohm) is correctly placed between DDI_RCOMP_N and DDI_RCOMP_P nets as the compensation resistor (from schematic)
A29 RESERVED_A29 GPIO_NC13 ✅ Reserved pin configured as GPIO_NC13 with 10K pull-down resistor R102.
B26 DDI0_BKLTCTL ✅ DDI0 backlight control signal, no connection shown.
B28 DDI0_VDDEN ✅ DDI0 VDD enable signal, no connection shown.
B30 GPIO_S0_NC12 $3N566 ✅ GPIO pin connected to test point TP15 via net $3N566.
C26 DDI0_DDCDATA HDMI_DDCDAT ✅ DDI0 DDC data connected to HDMI_DDCDAT signal.
C27 DDI0_BKLTEN ✅ DDI0 backlight enable signal, no connection shown.
C28 DDI0_DDCCLK HDMI_DDCCLK ✅ DDI0 DDC clock connected to HDMI_DDCCLK signal.
C29 RESERVED_C29 ✅ Reserved pin, no connection shown in schematic.
C30 RESERVED_C30 ✅ Reserved pin, no connection shown in schematic.
D27 DDI0_HPD HDMI_HPD_B ✅ DDI0 hot plug detect connected to HDMI_HPD_B signal from inverter U39.
D28 RESERVED_D28 ✅ Reserved pin, no connection shown in schematic.
D32 RESERVED_D32 ✅ Reserved pin, no connection shown in schematic.
D34 RESERVED_D34 ✅ Reserved pin, no connection shown in schematic.
F28 RESERVED_F28 ✅ Reserved pin, no connection shown in schematic.
F32 RESERVED_F32 ✅ Reserved pin, no connection shown in schematic.
F34 RESERVED_F34 ✅ Reserved pin, no connection shown in schematic.
G30 DDI1_DDCCLK GND ✅ DDI1 DDC clock intentionally grounded to disable DDI1 interface.
J28 RESERVED_J28 ✅ Reserved pin, no connection shown in schematic.
J30 DDI1_BKLTEN ✅ DDI1 backlight enable signal, no connection shown.
J34 RESERVED_J34 ✅ Reserved pin, no connection shown in schematic.
K28 RESERVED_K28 ✅ Reserved pin, no connection shown in schematic.
K30 DDI1_HPD GND ✅ DDI1 hot plug detect intentionally grounded to disable DDI1 interface.
K34 RESERVED_K34 ✅ Reserved pin, no connection shown in schematic.
M30 DDI1_BKLTCTL ✅ DDI1 backlight control signal, no connection shown.
M32 RESERVED_M32 ✅ Reserved pin, no connection shown in schematic.
N30 DDI1_VDDEN ✅ DDI1 VDD enable signal, no connection shown.
N32 RESERVED_N32 ✅ Reserved pin, no connection shown in schematic.
P14 RESERVED_P14 MCSI_RCOMP ✅ Reserved pin configured as MCSI_RCOMP with 150-ohm resistor R213 to ground.
P30 DDI1_DDCDATA DDI1_DDCDAT ✅ DDI1 DDC data connected to 2.2K pull-down resistor R257 to ground.
R1 RESERVED_R1 ✅ Reserved pin, no connection shown in schematic.
R3 RESERVED_R3 ✅ Reserved pin, no connection shown in schematic.
T2 RESERVED_T2 ✅ Reserved pin, no connection shown in schematic.
T3 RESERVED_T3 ✅ Reserved pin, no connection shown in schematic.
T4 RESERVED_T4 ✅ Reserved pin, no connection shown in schematic.
T6 RESERVED_T6 ✅ Reserved pin, no connection shown in schematic.
T7 RESERVED_T7 ✅ Reserved pin, no connection shown in schematic.
T9 RESERVED_T9 ✅ Reserved pin, no connection shown in schematic.
T10 RESERVED_T10 ✅ Reserved pin, no connection shown in schematic.
T12 RESERVED_T12 ✅ Reserved pin, no connection shown in schematic.
T13 RESERVED_T13 ✅ Reserved pin, no connection shown in schematic.
T14 RESERVED_T14 ✅ Reserved pin, no connection shown in schematic.
V2 RESERVED_V2 ✅ Reserved pin, no connection shown in schematic.
V3 RESERVED_V3 ✅ Reserved pin, no connection shown in schematic.
V4 RESERVED_V4 ✅ Reserved pin, no connection shown in schematic.
V6 RESERVED_V6 ✅ Reserved pin, no connection shown in schematic.
V9 RESERVED_V9 ✅ Reserved pin, no connection shown in schematic.
V10 RESERVED_V10 ✅ Reserved pin, no connection shown in schematic.
V13 RESERVED_V13 ✅ Reserved pin, no connection shown in schematic.
V14 RESERVED_V14 ✅ Reserved pin, no connection shown in schematic.
W1 RESERVED_W1 ✅ Reserved pin, no connection shown in schematic.
W3 RESERVED_W3 ✅ Reserved pin, no connection shown in schematic.
Y2 RESERVED_Y2 ✅ Reserved pin, no connection shown in schematic.
Y3 RESERVED_Y3 ✅ Reserved pin, no connection shown in schematic.
Y4 RESERVED_Y4 ✅ Reserved pin, no connection shown in schematic.
Y6 RESERVED_Y6 ✅ Reserved pin, no connection shown in schematic.
Y12 RESERVED_Y12 ✅ Reserved pin, no connection shown in schematic.
Y13 RESERVED_Y13 ✅ Reserved pin, no connection shown in schematic.
BA1 VGA_GREEN ✅ VGA green channel output, no connection shown.
AB2 RESERVED_AB2 ✅ Reserved pin, no connection shown in schematic.
AB3 RESERVED_AB3 ✅ Reserved pin, no connection shown in schematic.
BA3 VGA_RED ✅ VGA red channel output, no connection shown.
AB7 RESERVED_AB7 ✅ Reserved pin, no connection shown in schematic.
AB9 RESERVED_AB9 ✅ Reserved pin, no connection shown in schematic.
AB12 RESERVED_AB12 ✅ Reserved pin, no connection shown in schematic.
AB13 RESERVED_AB13 ✅ Reserved pin, no connection shown in schematic.
AB14 RESERVED_AB14 ✅ Reserved pin, no connection shown in schematic.
AC1 DDI1_TXN_3 ✅ DDI1 transmit lane 3 negative differential signal, no connection shown.
AC3 DDI1_TXP_3 ✅ DDI1 transmit lane 3 positive differential signal, no connection shown.
BC1 VGA_DDCCLK CRT_CLK ✅ VGA DDC clock connected to CRT_CLK signal with 150-ohm termination resistor R39.
AD2 DDI1_TXN_2 ✅ DDI1 transmit lane 2 negative differential signal, no connection shown.
BC2 VGA_DDCDATA CRT_DAT ✅ VGA DDC data connected to CRT_DAT signal with 150-ohm termination resistor R38.
AD3 DDI1_TXP_2 ✅ DDI1 transmit lane 2 positive differential signal, no connection shown.
AD4 RESERVED_AD4 ✅ Reserved pin, no connection shown in schematic.
AD6 RESERVED_AD6 ✅ Reserved pin, no connection shown in schematic.
BD2 VGA_HSYNC ✅ VGA horizontal sync output, no connection shown.
AF2 DDI1_TXN_1 ✅ DDI1 transmit lane 1 negative differential signal, no connection shown.
AF3 DDI1_TXP_1 ✅ DDI1 transmit lane 1 positive differential signal, no connection shown.
AF13 RESERVED_AF13 ✅ Reserved pin, no connection shown in schematic.
AF14 RESERVED_AF14 ✅ Reserved pin, no connection shown in schematic.
AG1 DDI1_TXN_0 ✅ DDI1 transmit lane 0 negative differential signal, no connection shown.
BF2 VGA_VSYNC ✅ VGA vertical sync output, no connection shown.
AG3 DDI1_TXP_0 ✅ DDI1 transmit lane 0 positive differential signal, no connection shown.
AH2 RESERVED_VSS3 $3N554 ✅ Reserved VSS pin connected to ground through 0-ohm resistor R43.
AH3 RESERVED_VSS2 $3N552 ✅ Reserved VSS pin connected to ground through 0-ohm resistor R46.
AH13 RESERVED_AH13 ✅ Reserved pin, no connection shown in schematic.
AH14 RESERVED_AH14 ✅ Reserved pin, no connection shown in schematic.
AK2 DDI1_AUXN ✅ DDI1 auxiliary channel negative signal, no connection shown.
AK3 DDI1_AUXP ✅ DDI1 auxiliary channel positive signal, no connection shown.
AL1 DDI0_AUXN ✅ DDI0 auxiliary channel negative signal, no connection shown.
AL3 DDI0_AUXP ✅ DDI0 auxiliary channel positive signal, no connection shown.
AM2 RESERVED_VSS1 $3N589 ✅ Reserved VSS pin connected to ground through 0-ohm resistor R41.
AM3 RESERVED_VSS0 $3N579 ✅ Reserved VSS pin connected to ground through 0-ohm resistor R42.
AM13 RESERVED_AM13 ✅ Reserved pin, no connection shown in schematic.
AM14 RESERVED_AM14 ✅ Reserved pin, no connection shown in schematic.
AP2 DDI0_TXN_3 HDMI_CLK_DN ✅ DDI0 transmit lane 3 negative connected to HDMI clock negative signal.
AP3 DDI0_TXP_3 HDMI_CLK_DP ✅ DDI0 transmit lane 3 positive connected to HDMI clock positive signal.
AR1 DDI0_TXN_2 HDMI_TX0_DN ✅ DDI0 transmit lane 2 negative connected to HDMI data lane 0 negative signal.
AR3 DDI0_TXP_2 HDMI_TX0_DP ✅ DDI0 transmit lane 2 positive connected to HDMI data lane 0 positive signal.
AT2 DDI0_TXP_1 HDMI_TX1_DP ✅ DDI0 transmit lane 1 positive connected to HDMI data lane 1 positive signal.
AT3 DDI0_TXN_1 HDMI_TX1_DN ✅ DDI0 transmit lane 1 negative connected to HDMI data lane 1 negative signal.
AV2 DDI0_TXN_0 HDMI_TX2_DN ✅ DDI0 transmit lane 0 negative connected to HDMI data lane 2 negative signal.
AV3 DDI0_TXP_0 HDMI_TX2_DP ✅ DDI0 transmit lane 0 positive connected to HDMI data lane 2 positive signal.
AW1 VGA_IREF $3N548 ✅ VGA DAC reference current pin correctly connected through 357-ohm resistor R40 to ground.
AY2 VGA_BLUE ✅ VGA blue channel output, no connection shown.
AY3 VGA_IRTN GND ✅ VGA current return pin correctly connected to ground.
U39 - SN74LVC1G14DCKR ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 NC ✅ No-connect pin is correctly left unconnected per datasheet recommendation.
2 A HDMI_HPD ✅ Input pin A is correctly connected to HDMI_HPD signal for Schmitt trigger buffering.
3 GND GND ✅ Ground pin is correctly connected to GND.
4 Y HDMI_HPD_B ✅ Output pin Y is correctly connected to HDMI_HPD_B, providing inverted buffered signal to CPU1.
5 VCC +V1P8S ✅ VCC pin is correctly powered from +V1P8S (1.8V), which is within the valid operating range.
R40 - 357R ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $3N548 ✅ 357-ohm resistor correctly connected between CPU VGA_IREF pin and ground to set VGA DAC reference current.
2 2 GND ✅ 357-ohm resistor correctly connected between CPU VGA_IREF pin and ground to set VGA DAC reference current.
R213 - 150R ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 MCSI_RCOMP ✅ 150 ohm compensation resistor connected between MCSI_RCOMP and ground. This provides impedance compensation for the MIPI CSI camera interface.
2 2 GND ✅ 150 ohm compensation resistor connected between MCSI_RCOMP and ground. This provides impedance compensation for the MIPI CSI camera interface.
R217 - 402R ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 DDI_RCOMP_N ✅ 402 ohm compensation resistor connected between DDI_RCOMP_N and DDI_RCOMP_P. Due to the pin swap on CPU1 (AK12/AK13), this resistor is effectively connected backwards, but will still function correctly as a compensation resistor since it's a symmetric two-terminal component.
2 2 DDI_RCOMP_P ✅ 402 ohm compensation resistor connected between DDI_RCOMP_N and DDI_RCOMP_P. Due to the pin swap on CPU1 (AK12/AK13), this resistor is effectively connected backwards, but will still function correctly as a compensation resistor since it's a symmetric two-terminal component.
R257 - 2K20 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 DDI1_DDCDAT ✅ Connected to DDI1_DDCDAT signal from CPU1 pin P30.
2 2 GND ✅ Connected to ground.
CPU1 - INTEL_ATOM_E3825_SOC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
C24 ~PROCHOT VR_HOT_L ✅ PROCHOT# thermal alert signal connected through 73.2 ohm resistor to +V1P0S. This unusually low resistance value appears intentional for voltage regulator interface, though it results in higher current draw than typical pull-up resistors.
N34 RESERVED_N34 ✅ Reserved pin, not connected.
P34 RESERVED_P34 ✅ Reserved pin, not connected.
BA12 SATA_GP0 SATA_GP0 ✅ SATA general purpose signal 0 with pull-down resistor.
BA16 SATA_RXN_1 SATA1_RXN ✅ SATA port 1 receive negative signal with AC coupling capacitor to mSATA interface.
BA18 SD2_CLK ✅ SD2 clock signal, not connected.
BA20 SD2_D2 ✅ SD2 data line 2, not connected.
BA24 ~MMC1_RST ✅ MMC1 reset signal, not connected.
BA26 SD3_D3 SD3_D3 ✅ SD3 data line 3 connected to SD card interface.
BA30 LPE_I2S2_FRM LPE_I2S_FRM ✅ I2S frame sync signal with pull-up resistor.
BB3 RESERVED_BB3 ✅ Reserved pin, not connected.
BB4 RESERVED_BB4 ✅ Reserved pin, not connected.
BB5 RESERVED_VSS6 RESERVED_VSS6 ✅ Reserved VSS pin connected to ground through 0 ohm resistor.
BB7 RESERVED_VSS7 RESERVED_VSS7 ✅ Reserved VSS pin connected to ground through 0 ohm resistor.
BB10 RESERVED_VSS4 ICLK_SATA_TERMP ✅ Reserved VSS pin used for SATA termination positive, connected to ground through 0 ohm resistor. Bay Trail-I specific connection.
BC10 RESERVED_VSS5 ICLK_SATA_TERMN ✅ Reserved VSS pin used for SATA termination negative, connected to ground through 0 ohm resistor. Bay Trail-I specific connection.
BC18 SD2_CMD ✅ SD2 command signal, not connected.
BC24 SD3_CD# SD3_CD# ✅ SD3 card detect signal tied to write protect through 0 ohm resistor.
BC30 LPE_I2S2_DATAOUT LPE_I2S_DATOUT ✅ I2S data output signal with strap resistor configuration.
BD5 SD3_WP_BD5 SD3_WP ✅ SD3 write protect signal tied to card detect through 0 ohm resistor. Bay Trail-I specific pin.
BD7 ~PCIE_CLKREQ_1 CLKREQ1_B ✅ PCIe clock request 1 signal with pull-up resistor.
BD10 SATA_TXP1 SATA1_TXP ✅ SATA port 1 transmit positive signal with AC coupling capacitor to mSATA interface.
BD18 ~SD2_D3_CD ✅ SD2 data line 3 / card detect signal, not connected.
BD20 SD2_D1 ✅ SD2 data line 1, not connected.
BD22 ~SD3_PWREN /SD3+PWREN ✅ SD3 power enable signal (active low), no pull-up shown on this page.
BD26 SD3_D1 SD3_D1 ✅ SD3 data line 1 connected to SD card interface.
BD28 LPE_I2S2_DATAIN LPE_I2S_DATIN ✅ I2S data input signal, no termination shown.
BE3 ~PCIE_CLKREQ_3 mPCIe_CLKREQ3_B ✅ PCIe clock request 3 signal for mini PCIe with pull-up resistor.
BF6 SATA_TXP_0 SATA0_TXP ✅ SATA port 0 transmit positive signal with AC coupling capacitor to connector.
BF10 SATA_TXN_1 SATA1_TXN ✅ SATA port 1 transmit negative signal with AC coupling capacitor to mSATA interface.
BF20 HDA_LPE_RCOMP HDA_RCOMP ✅ HD Audio / LPE compensation resistor pin with 49.9 ohm resistor to ground.
BF22 SD3_1P8EN SD3_1P8EN ✅ SD3 1.8V enable signal, no pull-up or pull-down shown on this page.
BF26 SD3_RCOMP SD3_RCOMP ✅ SD3 compensation resistor pin with 49.9 ohm resistor to ground.
BF28 LPE_I2S2_CLK LPE_I2S_CLK ✅ I2S clock signal, no termination shown.
BG3 ~PCIE_CLKREQ_0 CLKREQ0_B ✅ PCIe clock request 0 signal with pull-up resistor.
BG5 ~PCIE_CLKREQ_2 LAN_CLKREQ2_B ✅ PCIe clock request 2 signal for LAN with pull-up resistor.
BG7 SATA_TXN_0 SATA0_TXN ✅ SATA port 0 transmit negative signal with AC coupling capacitor to connector.
BG18 GPIO_S0_SC_15 ✅ GPIO signal, not connected.
BG19 HDA_SDI0 ✅ HD Audio serial data input 0, not connected.
BG20 HDA_SDO ✅ HD Audio serial data output, not connected.
BG21 HDA_SDI1 ✅ HD Audio serial data input 1, not connected.
BG22 ~HDA_RST ✅ HD Audio reset signal, not connected.
BH18 GPIO_S0_SC_14 ✅ GPIO signal, not connected.
BH20 HDA_SYNC ✅ HD Audio sync signal, not connected.
AK7 RESERVED_AK7 ✅ Reserved pin, not connected.
AK9 RESERVED_AK9 ✅ Reserved pin, not connected.
BJ21 HDA_CLK ✅ HD Audio clock signal, not connected.
AP4 PCIE_TXN_3 mPCIE_TX_N ✅ PCIe lane 3 transmit negative signal connected to mini PCIe slot.
AP6 PCIE_TXP_3 mPCIE_TX_P ✅ PCIe lane 3 transmit positive signal connected to mini PCIe slot.
AP7 PCIE_RXN_3 mPCIE_RX_N ✅ PCIe lane 3 receive negative signal connected to mini PCIe slot.
AP9 PCIE_RXP_3 mPCIE_RX_P ✅ PCIe lane 3 receive positive signal connected to mini PCIe slot.
AP10 PCIE_RXN_2 PCIE_RXN2 ✅ PCIe lane 2 receive negative signal connected to LAN interface.
AP12 PCIE_RXP_2 PCIE_RXP2 ✅ PCIe lane 2 receive positive signal connected to LAN interface.
AP13 PCIE_RCOMP_N_AP13_AP13 PCIE_RCOMP_N ✅ PCIe compensation resistor negative pin with 402 ohm resistor to positive pin.
AP14 PCIE_RCOMP_P_AP14_AP14 PCIE_RCOMP_P ✅ PCIe compensation resistor positive pin with 402 ohm resistor to negative pin.
AT6 PCIE_TXN_2 PCIE_TXN2 ✅ PCIe lane 2 transmit negative signal connected to LAN interface.
AT7 PCIE_TXP_2 PCIE_TXP2 ✅ PCIe lane 2 transmit positive signal connected to LAN interface.
AT9 PCIE_RXN_1 ✅ PCIe lane 1 receive negative signal, not connected.
AT10 PCIE_RXP_1 ✅ PCIe lane 1 receive positive signal, not connected.
AT13 PCIE_RXN_0 ✅ PCIe lane 0 receive negative signal, not connected.
AT14 PCIE_RXP_0 ✅ PCIe lane 0 receive positive signal, not connected.
AT18 SATA_RCOMP_N_AT18 SATA_RCOMP_N ✅ SATA compensation resistor negative pin with 402 ohm resistor to positive pin.
AT20 MMC1_D3 ✅ MMC1 data line 3, not connected.
AT22 MMC1_CLK ✅ MMC1 clock signal, not connected.
AT26 MMC1_D6 ✅ MMC1 data line 6, not connected.
AT28 SD3_D0 SD3_D0 ✅ SD3 data line 0 connected to SD card interface.
AU16 SATA_RXP_0 SATA0_RXP ✅ SATA port 0 receive positive signal with AC coupling capacitor to connector.
AU18 SATA_RCOMP_P_AU18 SATA_RCOMP_P ✅ SATA compensation resistor positive pin with 402 ohm resistor to negative pin.
AU20 MMC1_D7 ✅ MMC1 data line 7, not connected.
AU22 MMC1_D1 ✅ MMC1 data line 1, not connected.
AU26 MMC1_D5 ✅ MMC1 data line 5, not connected.
AU28 SD3_D2 SD3_D2 ✅ SD3 data line 2 connected to SD card interface.
AV4 PCIE_TXN_1 ✅ PCIe lane 1 transmit negative signal, not connected.
AV6 PCIE_TXP_1 ✅ PCIe lane 1 transmit positive signal, not connected.
AV9 RESERVED_AV9 ✅ Reserved pin, not connected.
AV10 RESERVED_AV10 ✅ Reserved pin, not connected.
AV16 SATA_RXN_0 SATA0_RXN ✅ SATA port 0 receive negative signal with AC coupling capacitor to connector.
AV20 MMC1_D0 ✅ MMC1 data line 0, not connected.
AV22 MMC1_D2 ✅ MMC1 data line 2, not connected.
AV26 MMC1_CMD ✅ MMC1 command signal, not connected.
AV28 SD3_CMD SD3_CMD ✅ SD3 command signal connected to SD card interface.
AY6 PCIE_TXN_0 ✅ PCIe lane 0 transmit negative signal, not connected.
AY7 PCIE_TXP_0 ✅ PCIe lane 0 transmit positive signal, not connected.
AY12 ~SATA_LED SATA_LED_B ✅ SATA LED control signal with current limiting resistor driving LED through jumper.
AY14 SATA_GP1 SATA_GP1 ✅ SATA general purpose signal 1 with pull-down resistor.
AY16 SATA_RXP_1 SATA1_RXP ✅ SATA port 1 receive positive signal with AC coupling capacitor to mSATA interface.
AY18 MMC1_RCOMP MMC1_RCOMP ✅ MMC1 compensation resistor pin with 49.9 ohm resistor to ground.
AY20 SD2_D0 ✅ SD2 data line 0, not connected.
AY24 MMC1_D4 ✅ MMC1 data line 4, not connected.
AY26 SD3_CLK SD3_CLK ✅ SD3 clock signal connected to SD card interface.
J3 - HDR_7POS_SER_GOLD_SATA_R/A ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Ground pin correctly connected to GND net for signal return path.
2 2 SATA0_TXP_C ✅ Transmit positive signal (A+) correctly connected through AC coupling capacitor C10 to CPU SATA0_TXP output.
3 3 SATA0_TXN_C ✅ Transmit negative signal (A-) correctly connected through AC coupling capacitor C11 to CPU SATA0_TXN output.
4 4 GND ✅ Ground pin correctly connected to GND net for signal return path.
5 5 SATA0_RXN_C ✅ Receive negative signal (B-) correctly connected through AC coupling capacitor C12 to CPU SATA0_RXN input.
6 6 SATA0_RXP_C ✅ Receive positive signal (B+) correctly connected through AC coupling capacitor C13 to CPU SATA0_RXP input.
7 7 GND ✅ Ground pin correctly connected to GND net for signal return path.
MH1 ✅ Mounting hole correctly connected to GND_EARTH for chassis ground connection.
MH2 ✅ Mounting hole correctly connected to GND_EARTH for chassis ground connection.
C10 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SATA0_TXP_C ✅ AC coupling capacitor connector side, connected to SATA0_TXP_C from J3 pin 2.
2 2 SATA0_TXP ✅ AC coupling capacitor CPU side, connected to SATA0_TXP going to CPU1 pin BF6.
R239 - 402 ohm 1% 1/4W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SATA_RCOMP_N ✅ SATA RCOMP resistor connecting SATA_RCOMP_N to CPU1 pin AT18.
2 2 SATA_RCOMP_P ✅ SATA RCOMP resistor connecting SATA_RCOMP_P to CPU1 pin AU18.
C180 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 mSATA_TX_N ✅ AC coupling capacitor for mSATA interface, connected to mSATA_TX_N.
2 2 SATA1_TXN ✅ AC coupling capacitor CPU side, connected to SATA1_TXN going to CPU1 pin BF10.
C177 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 mSATA_RX_N ✅ AC coupling capacitor for mSATA interface, connected to mSATA_RX_N.
2 2 SATA1_RXN ✅ AC coupling capacitor CPU side, connected to SATA1_RXN going to CPU1 pin BA16.
C12 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SATA0_RXN_C ✅ AC coupling capacitor connector side, connected to SATA0_RXN_C from J3 pin 5.
2 2 SATA0_RXN ✅ AC coupling capacitor CPU side, connected to SATA0_RXN going to CPU1 pin AV16.
C179 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 mSATA_TX_P ✅ AC coupling capacitor for mSATA interface, connected to mSATA_TX_P.
2 2 SATA1_TXP ✅ AC coupling capacitor CPU side, connected to SATA1_TXP going to CPU1 pin BD10.
C13 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SATA0_RXP_C ✅ AC coupling capacitor connector side, connected to SATA0_RXP_C from J3 pin 6.
2 2 SATA0_RXP ✅ AC coupling capacitor CPU side, connected to SATA0_RXP going to CPU1 pin AU16.
C11 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SATA0_TXN_C ✅ AC coupling capacitor connector side, connected to SATA0_TXN_C from J3 pin 3.
2 2 SATA0_TXN ✅ AC coupling capacitor CPU side, connected to SATA0_TXN going to CPU1 pin BG7.
C178 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 mSATA_RX_P ✅ AC coupling capacitor for mSATA interface, connected to mSATA_RX_P.
2 2 SATA1_RXP ✅ AC coupling capacitor CPU side, connected to SATA1_RXP going to CPU1 pin AY16.
R74 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Zero ohm resistor connecting GND to ICLK_SATA_TERMN termination.
2 2 ICLK_SATA_TERMN ✅ Zero ohm resistor connecting ICLK_SATA_TERMN to CPU1 pin BC10 (RESERVED_VSS5).
R73 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Zero ohm resistor connecting GND to ICLK_SATA_TERMP termination.
2 2 ICLK_SATA_TERMP ✅ Zero ohm resistor connecting ICLK_SATA_TERMP to CPU1 pin BB10 (RESERVED_VSS4).
R258 - 110-0003059 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ 49.9 ohm compensation resistor connected between GND (pin 1) and SD3_RCOMP (pin 2), providing impedance calibration for the SD3 interface.
2 2 SD3_RCOMP ✅ 49.9 ohm compensation resistor connected between GND (pin 1) and SD3_RCOMP (pin 2), providing impedance calibration for the SD3 interface.
R354 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SD3_WP ✅ Pin 1 is connected to SD3_WP (CPU1 pin BD5), which is jumpered to SD3_CD# via this 0 ohm resistor.
2 2 SD3_CD# ✅ Pin 2 is connected to SD3_CD# (CPU1 pin BC24), which is jumpered to SD3_WP via this 0 ohm resistor.
R190 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 CLKREQ1_B ✅ 10K pull-up resistor on CLKREQ1_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal.
2 2 +V1P8S ✅ 10K pull-up resistor on CLKREQ1_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal.
R218 - 110-0004476 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 PCIE_RCOMP_P ✅ 402 ohm compensation resistor connected between PCIE_RCOMP_P and PCIE_RCOMP_N pins of the CPU. This provides impedance calibration for the PCIe interface.
2 2 PCIE_RCOMP_N ✅ 402 ohm compensation resistor connected between PCIE_RCOMP_P and PCIE_RCOMP_N pins of the CPU. This provides impedance calibration for the PCIe interface.
R191 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 CLKREQ0_B ✅ 10K pull-up resistor on CLKREQ0_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal.
2 2 +V1P8S ✅ 10K pull-up resistor on CLKREQ0_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal.
R72 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 RESERVED_VSS6 ✅ 0 ohm resistor connecting RESERVED_VSS6 pin to GND. Provides flexible connection of reserved ground pin to main ground plane.
2 2 GND ✅ 0 ohm resistor connecting RESERVED_VSS6 pin to GND. Provides flexible connection of reserved ground pin to main ground plane.
R71 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 LAN_CLKREQ2_B ✅ 10K pull-up resistor on LAN_CLKREQ2_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal.
2 2 +V1P8S ✅ 10K pull-up resistor on LAN_CLKREQ2_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal.
R2 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 mPCIe_CLKREQ3_B ✅ 10K pull-up resistor on mPCIe_CLKREQ3_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal.
2 2 +V1P8S ✅ 10K pull-up resistor on mPCIe_CLKREQ3_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal.
R192 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 RESERVED_VSS7 ✅ 0 ohm resistor connecting RESERVED_VSS7 pin to GND. Provides flexible connection of reserved ground pin to main ground plane.
2 2 GND ✅ 0 ohm resistor connecting RESERVED_VSS7 pin to GND. Provides flexible connection of reserved ground pin to main ground plane.
R242 - 110-0003059 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 HDA_RCOMP ✅ Pin 1 connects to HDA_RCOMP net, which goes to CPU1 pin BF20 (HDA_LPE_RCOMP). This provides the compensation/reference resistor for the High Definition Audio interface.
2 2 GND ✅ Pin 2 connects to GND, providing the ground reference for the HDA compensation resistor. This is the correct configuration for an HDA_RCOMP resistor.
R240 - 110-0003059 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Pin 1 is correctly connected to GND, providing the ground reference for the RCOMP resistor.
2 2 MMC1_RCOMP ✅ Pin 2 is correctly connected to MMC1_RCOMP on the CPU, providing impedance calibration for the MMC1 interface.
R259 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GPIO_S5_10_UNLOCK ✅ This 1K resistor connects GPIO_S5_10_UNLOCK to the LPE I2S data output signal from the CPU. The purpose of this unusual connection is unclear without the CPU datasheet, but it appears to be intentional.
2 2 LPE_I2S_DATOUT ✅ This 1K resistor connects GPIO_S5_10_UNLOCK to the LPE I2S data output signal from the CPU. The purpose of this unusual connection is unclear without the CPU datasheet, but it appears to be intentional.
R179 - 110-0001960 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SATA_LED_B ✅ Connected to SATA_LED_B net from CPU1 pin AY12. Serves as the CPU side of the current limiting resistor for the SATA LED drive circuit.
2 2 SATA_LED_R ✅ Connected to SATA_LED_R net which connects to jumper J6. Serves as the jumper side of the current limiting resistor.
J6 - HDR_2POS_DUAL_TIN ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8S ✅ Connected to +V1P8S supply voltage. Provides the supply voltage for the SATA LED circuit when the jumper is installed.
2 2 SATA_LED_R ✅ Connected to SATA_LED_R net. Connects to the resistor side of the SATA LED circuit, allowing the jumper to enable/disable the LED function.
R221 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND, providing the ground reference for the pull-down resistor.
2 2 SATA_GP1 ✅ Connected to SATA_GP1, pulling this SATA general purpose pin to ground through 10K ohm.
R220 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND, providing the ground reference for the pull-down resistor.
2 2 SATA_GP0 ✅ Connected to SATA_GP0, pulling this SATA general purpose pin to ground through 10K ohm.
R255 - 110-0004474 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VR_HOT_L ✅ Connected to VR_HOT_L net, which connects to CPU1 PROCHOT pin (C24). This is the thermal management signal from the processor.
2 2 +V1P0S ✅ Connected to +V1P0S (1.0V supply), providing pull-up voltage for the PROCHOT signal. The use of 1.0V and 73.2 ohm value is unusual but may be intentional per CPU specifications.
CPU1 - INTEL_ATOM_E3825_SOC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
A9 ILB_RTC_X2 BRTCX2 ✅ ILB_RTC_X2 is correctly connected to 32.768kHz RTC crystal with appropriate load capacitor and feedback resistor.
A13 GPIO_S5_9 SOC_USB_HOST_EN1 ✅ GPIO_S5_9 is correctly connected to USB host enable 1 signal.
A17 GPIO_S5_3 mPCIE_WAKEB ✅ GPIO_S5_3 is correctly connected to mini-PCIe wake signal with optional pull-up resistor.
A21 PCU_SPI_MOSI SOC_SPI_MOSI ✅ PCU_SPI_MOSI is correctly connected to SPI master out slave in with series resistor for signal integrity.
A25 SVID_DATA SVID_DATA ✅ SVID_DATA is correctly connected to Serial VID data with series resistor for signal integrity.
B7 PMC_CORE_PWROK PMC_CORE_PWROK ✅ PMC_CORE_PWROK is correctly connected to core power OK signal with zero-ohm resistor to system power good.
B8 ILB_RTC_EXTPAD BVCCRTC_EXTPAD ✅ ILB_RTC_EXTPAD is correctly connected to RTC external pad with filter capacitor and battery backup circuit.
B10 ~PMC_RSMRST PMC_RSMRST ✅ PMC_RSMRST is correctly connected to resume reset signal with pull-up to +3VSB and pull-down to GND creating a voltage divider for default high state.
B14 GPIO_S5_6 BOM_OP2 ✅ GPIO_S5_6 is correctly connected to BOM option 2 signal.
B16 GPIO_S5_1 SOC_GPIO_S5_1 ✅ GPIO_S5_1 is correctly connected to general purpose GPIO.
B18 GPIO_S5_0 SOC_GPIO_S5_0 ✅ GPIO_S5_0 is correctly connected to general purpose GPIO.
B22 PCU_SPI_MISO SOC_SPI_MISO ✅ PCU_SPI_MISO is correctly connected to SPI master in slave out with series resistor for signal integrity.
B24 ~SVID_ALERT SVID_ALERT ✅ SVID_ALERT is correctly connected to Serial VID alert with series resistor and pull-up to +V1P0S.
C9 ILB_RTC_X1 BRTCX1 ✅ ILB_RTC_X1 is correctly connected to 32.768kHz RTC crystal with appropriate load capacitor and feedback resistor.
C11 ~ILB_RTC_TEST ILB_RTC_TESTB ✅ ILB_RTC_TEST is left unconnected which may be acceptable if the pin has an internal pull-up, but should be verified.
C12 ~ILB_RTC_RST RTCRST_L ✅ ILB_RTC_RST is correctly connected with pull-up resistor to +RTCVCC and filter capacitor to GND.
C13 GPIO_S5_8 SOC_USB_HOST_EN0 ✅ GPIO_S5_8 is correctly connected to USB host enable 0 signal.
C15 GPIO_S5_7 BOM_OP3 ✅ GPIO_S5_7 is correctly connected to BOM option 3 signal.
C16 GPIO_S5_5 BOM_OP1 ✅ GPIO_S5_5 is correctly connected to BOM option 1 signal.
C17 GPIO_S5_4 BOM_OP4 ✅ GPIO_S5_4 is correctly connected to BOM option 4 signal.
C18 GPIO_S5_2 SOC_GPIO_S5_2 ✅ GPIO_S5_2 is correctly connected to general purpose GPIO.
C19 GPIO_S5_10 GPIO_S5_10_UNLOCK ✅ GPIO_S5_10 is correctly connected to unlock signal.
C21 ~PCU_SPI_CS_11 SOC_SPI_CS1B ✅ PCU_SPI_CS_11 is correctly connected to SPI chip select 1, with series resistor DNI indicating CS1 is not used.
C22 PCU_SPI_CLK SOC_SPI_CLK ✅ PCU_SPI_CLK is correctly connected to SPI clock with series resistor for signal integrity.
C23 ~PCU_SPI_CS_00 SOC_SPI_CS0B ✅ PCU_SPI_CS_00 is correctly connected to SPI chip select 0 with series resistor for signal integrity.
C25 SVID_CLK SVID_CLK-R ✅ SVID_CLK is correctly connected to Serial VID clock for voltage regulator communication.
D14 TAP_TCK XDP_H_TCK ✅ TAP_TCK is correctly connected to XDP debug interface with series termination resistor.
D18 ~TAP_PRDY XDP_H_PRDYB ✅ TAP_PRDY is correctly connected to XDP debug interface probe ready signal.
D20 PMC_ACPRESENT PMC_ACPRESENT ✅ PMC_ACPRESENT is correctly connected with pull-up resistor to indicate AC power status.
D22 ~PMC_SLP_S3 PMC_SLP_S3_L ✅ PMC_SLP_S3 is correctly connected to sleep S3 state signal through level shifter.
D26 PMC_SUSPWRDNACK SUSPWRDNACK ✅ PMC_SUSPWRDNACK is correctly connected with pull-up resistor and test point.
F12 TAP_TDI XDP_H_TDI ✅ TAP_TDI is correctly connected to XDP debug interface test data input with pull-up resistor.
F14 TAP_TMS XDP_H_TMS ✅ TAP_TMS is correctly connected to XDP debug interface test mode select with pull-up resistor.
F16 ~TAP_PREQ XDP_H_PREQB ✅ TAP_PREQ is correctly connected to XDP debug interface probe request signal.
F18 ~PMC_SLP_S0IX PMC_SLP_S0IX ✅ PMC_SLP_S0IX is correctly connected to sleep S0ix state signal with test point.
F20 ~PMC_PLTRST PMC_PLTRST_R_V1P8 ✅ PMC_PLTRST is correctly connected to platform reset signal through level shifter.
F22 ~PMC_SLP_S4 PMC_SLP_S4_L ✅ PMC_SLP_S4 is correctly connected to sleep S4 state signal through level shifter.
F26 ~PMC_WAKE_PCIE_0 PMC_PCIE_WAKE_R ✅ PMC_WAKE_PCIE_0 is correctly connected to PCIe wake signal with Schottky diode protection and pull-up resistors.
G12 ~TAP_TRST XDP_H_TRSTB ✅ TAP_TRST is correctly connected to XDP debug interface test reset with pull-down resistor.
G16 TAP_TDO XDP_H_TDO ✅ TAP_TDO is correctly connected to XDP debug interface test data output.
G18 ~PMC_SUS_STAT LPCPD_L ✅ PMC_SUS_STAT is correctly connected to suspend status signal with test point.
G24 PMC_SUSCLK0_G24 PMC_SUSCLK0 ✅ PMC_SUSCLK0_G24 is correctly connected to suspend clock 0 through level shifter with optional pull-up.
J18 GPIO_S5_25 XDP_H_OBSDATA_A2 ✅ GPIO_S5_25 is correctly connected to XDP observation data bit 2.
J20 GPIO_S5_14 GPIO_S514_J20 ✅ GPIO_S5_14 is correctly connected with pull-up resistor.
J24 GPIO_S5_17 GPIO_S5_17 ✅ GPIO_S5_17 is correctly connected with pull-up resistor and jumper header for configuration.
J26 ~PMC_PWRBTN PMC_PWRBTN ✅ PMC_PWRBTN is correctly connected to power button signal with diode protection network.
K18 GPIO_S5_27 EXP_GPIO1 ✅ GPIO_S5_27 is correctly connected to expansion GPIO 1.
K20 GPIO_S5_28 EXP_GPIO2 ✅ GPIO_S5_28 is correctly connected to expansion GPIO 2.
K24 GPIO_S5_22 GPIO_D2_LED_CTRL ✅ GPIO_S5_22 is correctly connected to GPIO for LED control.
K26 ~PMC_BATLOW PMC_BATLOW ✅ PMC_BATLOW is correctly connected with pull-up resistor to indicate battery status.
M18 GPIO_S5_26 XDP_H_OBSDATA_A3 ✅ GPIO_S5_26 is correctly connected to XDP observation data bit 3.
M20 GPIO_S5_24 XDP_H_OBSDATA_A1 ✅ GPIO_S5_24 is correctly connected to XDP observation data bit 1.
M22 GPIO_S5_29 EXP_GPIO3 ✅ GPIO_S5_29 is correctly connected to expansion GPIO 3.
M24 GPIO_S5_30 EXP_GPIO4 ✅ GPIO_S5_30 is correctly connected to expansion GPIO 4.
N24 GPIO_S5_23 XDP_H_OBSDATA_A0 ✅ GPIO_S5_23 is correctly connected to XDP observation data bit 0.
N26 GPIO_RCOMP GPIO_RCOMP ✅ GPIO_RCOMP is correctly connected through a 49.9 ohm resistor (R238) to GND for GPIO compensation.
BA28 SIO_SPI_MISO SOC_SIO_SPI_MISO ✅ SIO_SPI_MISO is correctly connected to SIO SPI master in slave out signal.
BA34 ~SIO_UART1_RTS SIO_UART1_RTSB ✅ SIO_UART1_RTS is correctly connected to UART1 request to send signal.
AD9 RESERVED_AD9 ✅ Reserved pins are correctly left unconnected as no specific connection is required.
AD10 RESERVED_AD10 ✅ Reserved pins are correctly left unconnected as no specific connection is required.
AD12 RESERVED_AD12 ✅ Reserved pins are correctly left unconnected as no specific connection is required.
AD13 ICLK_RCOMP ICLK_RCOMP ✅ ICLK_RCOMP is correctly connected through a 47.5 ohm resistor (R214) to GND for internal clock compensation.
AD14 ICLK_ICOMP ICLK_ICOMP ✅ ICLK_ICOMP is correctly connected through a 4.02K ohm resistor (R215) to GND for internal clock compensation.
BD32 ~SIO_UART2_RTS ✅ SIO_UART2_RTS is correctly left unconnected as UART2 hardware flow control is not used.
BD34 SIO_UART2_TXD SIO_UART2_TXD ✅ SIO_UART2_TXD is correctly connected to UART2 transmit data signal.
AF6 PCIE_CLKN_00 ✅ PCIE_CLKN_00 and PCIE_CLKP_00 are correctly left unconnected as PCIe lane 0 is not used.
AF4 PCIE_CLKP_00 ✅ PCIE_CLKN_00 and PCIE_CLKP_00 are correctly left unconnected as PCIe lane 0 is not used.
AF9 PCIE_CLKN_11 ✅ PCIE_CLKN_11 and PCIE_CLKP_11 are correctly left unconnected as PCIe lane 1 is not used.
AF7 PCIE_CLKP_11 ✅ PCIE_CLKN_11 and PCIE_CLKP_11 are correctly left unconnected as PCIe lane 1 is not used.
BF32 ~SIO_UART2_CTS ✅ SIO_UART2_CTS is correctly left unconnected as UART2 hardware flow control is not used.
BF34 SIO_UART2_RXD SIO_UART2_RXD ✅ SIO_UART2_RXD is correctly connected to UART2 receive data signal.
BG9 ~PMC_RSTBTN PMC_RSTBTN ✅ PMC_RSTBTN is correctly connected to reset button signal.
AH10 ICLK_OSCOUT XTAL25_OUT ✅ ICLK_OSCOUT is correctly connected to the 25MHz crystal oscillator output with appropriate load capacitor and feedback resistor.
AH12 ICLK_OSCIN XTAL25_IN ✅ ICLK_OSCIN is correctly connected to 25MHz crystal oscillator input with appropriate load capacitor and feedback resistor.
BH7 PMC_PLT_CLK_00 ✅ Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK.
BH4 PMC_PLT_CLK_22 ✅ Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK.
BH5 PMC_PLT_CLK_11 ✅ Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK.
BH6 PMC_PLT_CLK_44 ✅ Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK.
BJ9 PMC_PLT_CLK_55 ✅ Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK.
BH8 PMC_PLT_CLK_33 I2S_MCLK ✅ PMC_PLT_CLK_33 is correctly connected to I2S_MCLK for I2S master clock generation.
AK6 PCIE_CLKP_22 PCIE_CLK-P2 ✅ PCIE_CLKP_22 and PCIE_CLKN_22 are correctly connected as a differential pair for PCIe lane 2.
AK4 PCIE_CLKN_22 PCIE_CLK-N2 ✅ PCIE_CLKP_22 and PCIE_CLKN_22 are correctly connected as a differential pair for PCIe lane 2.
AM6 PCIE_CLKP_33 mPCIE_REFCLK_P ✅ PCIE_CLKP_33 and PCIE_CLKN_33 are correctly connected as a differential pair for mini-PCIe reference clock.
AM4 PCIE_CLKN_33 mPCIE_REFCLK_N ✅ PCIE_CLKP_33 and PCIE_CLKN_33 are correctly connected as a differential pair for mini-PCIe reference clock.
AM10 RESERVED_AM10 ✅ Reserved pins are correctly left unconnected.
AM9 RESERVED_AM9 ✅ Reserved pins are correctly left unconnected.
AT32 SIO_PWM_11 SOC_PWM1 ✅ SIO_PWM_11 is correctly connected to PWM output 1 signal.
AT34 RESERVED ✅ Reserved pin is correctly left unconnected.
AU32 SIO_PWM_00 SOC_PWM0 ✅ SIO_PWM_00 is correctly connected to PWM output 0 signal.
AU34 SIO_UART1_RXD SIO_UART1_RXD ✅ SIO_UART1_RXD is correctly connected to UART1 receive data signal.
AV32 ~SIO_SPI_CS SOC_SIO_SPI_CS1 ✅ SIO_SPI_CS is correctly connected to SIO SPI chip select signal.
AV34 SIO_UART1_TXD SIO_UART1_TXD ✅ SIO_UART1_TXD is correctly connected to UART1 transmit data signal.
AY28 SIO_SPI_MOSI SOC_SIO_SPI_MOSI ✅ SIO_SPI_MOSI is correctly connected to SIO SPI master out slave in signal.
AY30 SIO_SPI_CLK SOC_SIO_SPI_CLK ✅ SIO_SPI_CLK is correctly connected to SIO SPI clock signal.
AY34 ~SIO_UART1_CTS SIO_UART1_CTSB ✅ SIO_UART1_CTS is correctly connected to UART1 clear to send signal.
Y1 - 32.768KHz Crystal ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 BRTCX2 ✅ Crystal pin connected to BRTCX2, which connects to CPU RTC oscillator pin ILB_RTC_X2 (CPU1 pin A9), load capacitor C42 (18pF to GND), and feedback resistor R76 (10M to BRTCX1). This is the standard configuration for an RTC crystal oscillator.
2 2 BRTCX1 ✅ Crystal pin connected to BRTCX1, which connects to CPU RTC oscillator pin ILB_RTC_X1 (CPU1 pin C9), load capacitor C43 (18pF to GND), and feedback resistor R76 (10M to BRTCX2). This is the standard configuration for an RTC crystal oscillator.
3 ✅ Crystal pin correctly connected to CPU RTC oscillator input (ILB_RTC_X1) with proper 18pF load capacitor to ground and 10M ohm feedback resistor to pin 1.
4 ✅ Crystal case/shield pins correctly connected to ground for EMI shielding in 4-pin crystal package.
BH1 - BATTERY HOLDER VERT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 P1 +VBAT ✅ Positive battery terminals correctly connected together to +VBAT net, providing parallel connection for mechanical reliability and feeding RTC backup power OR-ing circuit through current limiting resistor.
2 P2 +VBAT ✅ Positive battery terminals correctly connected together to +VBAT net, providing parallel connection for mechanical reliability and feeding RTC backup power OR-ing circuit through current limiting resistor.
3 N GND ✅ Negative battery terminal correctly connected to ground, providing return path for battery current.
D5 - BAT754C ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
A1 A1 +PS_3VSB ✅ Anode 1 of the dual Schottky diode connected to +PS_3VSB (3.3V standby power). This allows the RTC to be powered from the 3VSB supply when available.
A2 A2 +VBAT_R ✅ Anode 2 of the dual Schottky diode connected to +VBAT_R (battery voltage through 1K current limiting resistor). This allows the RTC to be powered from the battery when 3VSB is not available.
C C +RTCVCC ✅ Common cathode of the dual Schottky diode connected to +RTCVCC, which powers the RTC domain. This output is automatically supplied by whichever input (3VSB or battery) has the higher voltage.
Y2 - 25.00MHz Crystal ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 XTAL25_IN ✅ Crystal input pin connected to CPU oscillator input (ICLK_OSCIN) with proper load capacitor and feedback resistor.
2 2 GND ✅ Ground pin correctly connected to GND.
3 3 XTAL25_OUT ✅ Crystal output pin connected to CPU oscillator output (ICLK_OSCOUT) with proper load capacitor and feedback resistor.
4 4 GND ✅ Ground pin correctly connected to GND.
U19 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VCCA +V1P8A ✅ VCCA correctly connected to +V1P8A (1.8V supply) for A-side voltage reference.
2 A1 PMC_PLTRST_R_V1P8 ✅ A1 correctly connected to PMC_PLTRST_R_V1P8 from CPU for platform reset signal translation.
3 A2 PMC_SUSCLK0 ✅ A2 correctly connected to PMC_SUSCLK0 from CPU for suspend clock signal translation.
4 A3 PMC_SLP_S4_L ✅ A3 correctly connected to PMC_SLP_S4_L from CPU for S4 sleep state signal translation.
5 A4 PMC_SLP_S3_L ✅ A4 correctly connected to PMC_SLP_S3_L from CPU for S3 sleep state signal translation.
6 GND GND ✅ GND correctly connected to ground.
7 B4 SLP_S3_L ✅ B4 correctly connected to SLP_S3_L for 3.3V side S3 sleep state signal.
8 B3 SLP_S4_L ✅ B3 correctly connected to SLP_S4_L for 3.3V side S4 sleep state signal.
9 B2 SUSCLK_3P3 ✅ B2 correctly connected to SUSCLK_3P3 for 3.3V side suspend clock signal.
10 B1 PMC_PLTRST_L ✅ B1 correctly connected to PMC_PLTRST_L for 3.3V side platform reset signal.
11 VCCB PWR_BUF1 ✅ VCCB correctly connected to PWR_BUF1 (+3VSB) for B-side voltage reference.
12 OE PMC_OE ✅ OE correctly connected to PMC_OE with pull-up to enable the level shifter.
D3 - BAT54A-S ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 PMC_PCIE_WAKE ✅ Cathode pins connected to PMC_PCIE_WAKE, which is pulled up to +3VSB (3.3V) through R27 (2.2K). This forms the input side of a wake signal level-shifting circuit.
2 2 PMC_PCIE_WAKE ✅ Cathode pins connected to PMC_PCIE_WAKE, which is pulled up to +3VSB (3.3V) through R27 (2.2K). This forms the input side of a wake signal level-shifting circuit.
3 3 PMC_PCIE_WAKE_R ✅ Common anode pin connected to PMC_PCIE_WAKE_R, which connects to CPU1 pin F26 and is pulled up to +V1P8A (1.8V) through R253 (1K). This forms the output side of the level-shifting circuit to the CPU's 1.8V domain.
D10 - BAT754C ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
A1 A1 3VSB_OK ✅ Anode 1 connects to 3VSB_OK signal which indicates 3.3V standby power is valid.
A2 A2 PMC_PWRBTN ✅ Anode 2 connects to PMC_PWRBTN signal from CPU1 with optional 20K pull-up (DNI).
C C PS_OUT_L ✅ Common cathode connects to PS_OUT_L, creating an OR gate function for power button logic.
J7 - HDR_2POS_DUAL_TIN ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GPIO_S5_17 ✅ Connected to GPIO_S5_17, allowing the GPIO to be pulled to ground when jumper is installed. This pin works with R183 to provide configurable GPIO control.
2 2 GND ✅ Connected to GND, providing ground reference for the jumper configuration.
R183 - 10K ohm ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8S ✅ Connected to +V1P8S power rail, providing the pull-up voltage source for GPIO_S5_17.
2 2 GPIO_S5_17 ✅ Connected to GPIO_S5_17, providing pull-up function to ensure defined logic high state when J7 jumper is not installed.
CPU1 - INTEL_ATOM_E3825_SOC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
A7 USB_HSIC_RCOMP USB_HSIC0_RCOMP ✅ USB_HSIC_RCOMP pin correctly connected to ground through 45.3 ohm compensation resistor R77.
B4 USB_HSIC0_DATA ✅ USB_HSIC0_DATA and USB_HSIC0_STROBE pins are unconnected, indicating USB HSIC port 0 is not used in this design.
B5 USB_HSIC0_STROBE ✅ USB_HSIC0_DATA and USB_HSIC0_STROBE pins are unconnected, indicating USB HSIC port 0 is not used in this design.
B12 GPIO_S5_43 ✅ USB_ULPI_REFCLK/GPIO_S5_43 pin is unconnected, indicating USB ULPI interface is not used.
B20 ~USB_OC_11 SOC_USB_HOST_OC1 ✅ USB_OC[1]# pin correctly connected with 10K pull-up resistor to +V1P8A for active-low overcurrent detection.
C7 USB_RCOMPI USB_RCOMP ✅ USB_RCOMPI and USB_RCOMPO pins correctly connected together to 45.3 ohm compensation resistor R185 to ground.
D6 USB_RCOMPO USB_RCOMP ✅ USB_RCOMPI and USB_RCOMPO pins correctly connected together to 45.3 ohm compensation resistor R185 to ground.
C20 ~USB_OC_00 SOC_USB_HOST_OC0 ✅ USB_OC[0]# pin correctly connected with 10K pull-up resistor to +V1P8A for active-low overcurrent detection.
D2 USB_HSIC1_STROBE ✅ USB_HSIC1_STROBE and USB_HSIC1_DATA pins are unconnected, indicating USB HSIC port 1 is not used.
E2 USB_HSIC1_DATA ✅ USB_HSIC1_STROBE and USB_HSIC1_DATA pins are unconnected, indicating USB HSIC port 1 is not used.
D4 USB3_RXP0 USB3_RXP0 ✅ USB3_RXP0 and USB3_RXN0 pins are USB 3.0 receive differential pair, routed but destination not visible on this page.
E3 USB3_RXN0 USB3_RXN0 ✅ USB3_RXP0 and USB3_RXN0 pins are USB 3.0 receive differential pair, routed but destination not visible on this page.
D10 ICLK_USB_TERM_1 ICLK_USB_TERM_0 ✅ ICLK_USB_TERM_1 pin correctly connected to ground through 1K termination resistor R187.
F10 ICLK_USB_TERMN ICLK_USB_TERM_1 ✅ ICLK_USB_TERMN pin correctly connected to ground through 1K termination resistor R186.
G2 GPIO_S5_31 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
G14 USB_DN1 USB_DN1 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
H3 GPIO_S5_42 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
H10 USB_DN3 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
J3 GPIO_S5_40 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
J12 USB_DN2 USB_HOST_DN ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
J14 USB_DP1 USB_DP1 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
K2 GPIO_S5_34 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
K3 GPIO_S5_35 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
K10 USB_DP3 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
K12 USB_DP2 USB_HOST_DP ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
K16 USB_DN0 USB_DN0 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
L1 GPIO_S5_33 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
L3 GPIO_S5_39 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
M2 GPIO_S5_36 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
M3 GPIO_S5_32 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
M16 USB_DP0 USB_DP0 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
N3 GPIO_S5_37 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
P2 GPIO_S5_38 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
P3 GPIO_S5_41 ✅ USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page.
H4 RESERVED_H4 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
H5 RESERVED_H5 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
H7 RESERVED_H7 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
H8 RESERVED_H8 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
M4 RESERVED_M4 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
M6 RESERVED_M6 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
M7 RESERVED_M7 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
M9 RESERVED_M9 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
M10 RESERVED_M10 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
P6 RESERVED_P6 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
P7 RESERVED_P7 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
P10 RESERVED_P10 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
P12 RESERVED_P12 ✅ Reserved pins are correctly left unconnected per datasheet requirements.
K6 USB3_TXP0 USB3_TXP0 ✅ USB3_TXP0 and USB3_TXN0 pins are USB 3.0 transmit differential pair, routed but destination not visible on this page.
K7 USB3_TXN0 USB3_TXN0 ✅ USB3_TXP0 and USB3_TXN0 pins are USB 3.0 transmit differential pair, routed but destination not visible on this page.
M12 USB3_REXT0 USB3_REXT0 ✅ USB3_REXT0 pin correctly connected to ground through 1.24K compensation resistor R212.
M13 USB_PLL_MON USB_PLL_MON ✅ USB_PLL_MON pin connected to DNI test point TP3 for monitoring USB PLL status.
BC12 GPIO_S0_SC_56 GPIO_S0_SC_56 ✅ GPIO_S0_SC_56 pin is routed but destination not visible on this schematic page.
BC14 GPIO_S0_SC_58 HDMI_CEC ✅ GPIO_S0_SC_58 pin configured as HDMI_CEC signal, routed but destination not visible on this page.
BC16 GPIO_S0_SC_61 PCU_UART3_RXD ✅ GPIO_S0_SC_61 pin correctly configured as UART3 RX, connected through level shifter U6 to debug connector J4.
BD12 GPIO_S0_SC_55 GPIO_S0_SC_55 ✅ GPIO_S0_SC_55 pin connected to DNI test point TP8, effectively floating unless internal pull configured.
BD14 GPIO_S0_SC_57 PCU_UART3_TXD ✅ GPIO_S0_SC_57 pin correctly configured as UART3 TX, connected through level shifter U6 with 330 ohm series resistor to debug connector J4.
BD16 GPIO_S0_SC_60 ✅ GPIO_S0_SC_60 and GPIO_S0_SC_59 pins are unconnected, indicating these GPIOs are not used.
BF14 GPIO_S0_SC_59 ✅ GPIO_S0_SC_60 and GPIO_S0_SC_59 pins are unconnected, indicating these GPIOs are not used.
BF18 LPC_RCOMP LPC_RCOMP ✅ LPC_RCOMP pin correctly connected to ground through 49.9 ohm compensation resistor R241.
BF27 SIO_I2C4_DATA ✅ SIO_I2C4_DATA and SIO_I2C4_CLK pins are unconnected, indicating I2C port 4 is not used.
BG27 SIO_I2C4_CLK ✅ SIO_I2C4_DATA and SIO_I2C4_CLK pins are unconnected, indicating I2C port 4 is not used.
BG11 ~PCU_SMB_ALERT PCU_SMB_ALERT ✅ PCU_SMB_ALERT# pin correctly configured with 10K pull-up to +V1P8S and 0-ohm jumper to LAN SMBus alert.
BG12 PCU_SMB_DATA PCU_SMB_DATA ✅ PCU_SMB_DATA pin correctly configured with 2.2K pull-up and connected through level shifter U5 to DDR/LAN SMBus.
BG13 ILB_LPC_SERIRQ ✅ LPC interface signals are unconnected, indicating the LPC bus is not used in this design.
BG14 ILB_LPC_AD_33 ✅ LPC interface signals are unconnected, indicating the LPC bus is not used in this design.
BG15 ILB_LPC_CLK_00 ✅ LPC interface signals are unconnected, indicating the LPC bus is not used in this design.
BG16 ~ILB_LPC_CLKRUN ✅ LPC interface signals are unconnected, indicating the LPC bus is not used in this design.
BG17 ~ILB_LPC_FRAME ✅ LPC interface signals are unconnected, indicating the LPC bus is not used in this design.
BH14 ILB_LPC_CLK_11 ✅ LPC interface signals are unconnected, indicating the LPC bus is not used in this design.
BH16 ILB_LPC_AD_00 ✅ LPC interface signals are unconnected, indicating the LPC bus is not used in this design.
BJ13 ILB_LPC_AD_22 ✅ LPC interface signals are unconnected, indicating the LPC bus is not used in this design.
BJ17 ILB_LPC_AD_11 ✅ LPC interface signals are unconnected, indicating the LPC bus is not used in this design.
BG23 SIO_I2C0_CLK ✅ SIO_I2C0_CLK and SIO_I2C0_DATA pins are unconnected, indicating I2C port 0 is not used.
BH22 SIO_I2C0_DATA ✅ SIO_I2C0_CLK and SIO_I2C0_DATA pins are unconnected, indicating I2C port 0 is not used.
BG24 SIO_I2C1_DATA SIO_I2C1_SDA ✅ SIO_I2C1_DATA and SIO_I2C1_CLK pins connected to DNI test points, indicating I2C port 1 may be for test/debug only.
BH24 SIO_I2C1_CLK SIO_I2C1_SCL ✅ SIO_I2C1_DATA and SIO_I2C1_CLK pins connected to DNI test points, indicating I2C port 1 may be for test/debug only.
BG25 SIO_I2C2_DATA ✅ SIO_I2C2_DATA and SIO_I2C2_CLK pins are unconnected, indicating I2C port 2 is not used.
BJ25 SIO_I2C2_CLK ✅ SIO_I2C2_DATA and SIO_I2C2_CLK pins are unconnected, indicating I2C port 2 is not used.
BG26 SIO_I2C3_DATA ✅ SIO_I2C3_DATA and SIO_I2C3_CLK pins are unconnected, indicating I2C port 3 is not used.
BH26 SIO_I2C3_CLK ✅ SIO_I2C3_DATA and SIO_I2C3_CLK pins are unconnected, indicating I2C port 3 is not used.
BG28 SIO_I2C5_CLK SI0_I2C5_SCL ✅ SIO_I2C5_CLK and SIO_I2C5_DATA pins correctly configured with 22 ohm series resistors for signal conditioning.
BH28 SIO_I2C5_DATA SI0_I2C5_SDA ✅ SIO_I2C5_CLK and SIO_I2C5_DATA pins correctly configured with 22 ohm series resistors for signal conditioning.
BG29 SIO_I2C6_CLK SI0_I2C6_SCL ✅ SIO_I2C6_CLK and SIO_I2C6_DATA pins correctly configured with 22 ohm series resistors for signal conditioning.
BJ29 SIO_I2C6_DATA SI0_I2C6_SDA ✅ SIO_I2C6_CLK and SIO_I2C6_DATA pins correctly configured with 22 ohm series resistors for signal conditioning.
BG30 GPIO_S0_SC_093 TP10_NET ✅ GPIO_S0_SC_093 and GPIO_S0_SC_092 pins intentionally grounded through 0-ohm resistors as indicated by schematic note.
BH30 GPIO_S0_SC_092 TP9_NET ✅ GPIO_S0_SC_093 and GPIO_S0_SC_092 pins intentionally grounded through 0-ohm resistors as indicated by schematic note.
BH10 PCU_SMB_CLK PCU_SMB_CLK ✅ PCU_SMB_CLK pin correctly configured with 2.2K pull-up and connected through level shifter U5 to DDR/LAN SMBus.
BH12 ILB_8254_SPKR ILB_8254_SPKR ✅ ILB_8254_SPKR pin is routed but destination not visible on this schematic page.
U5 - NTS0102GT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 B2 DDR_SMB_CLK ✅ B-side clock signal (B2) for I2C level shifting, connected to DDR_SMB_CLK with 2.2K pull-up to +VCC3.
2 GND GND ✅ Ground connection for the level shifter.
3 VCCA +V1P8S ✅ A-side supply voltage (VCCA), connected to +V1P8S (1.8V).
4 A2 PCU_SMB_CLK ✅ A-side clock signal (A2) for I2C level shifting, connected to PCU_SMB_CLK from CPU with 2.2K pull-up to +V1P8S.
5 A1 PCU_SMB_DATA ✅ A-side data signal (A1) for I2C level shifting, connected to PCU_SMB_DATA from CPU with 2.2K pull-up to +V1P8S.
6 OE PCU_SMB_BUFF_ENB ✅ Output enable pin (OE), pulled high to +V1P8S via R49 to keep the buffer enabled.
7 VCCB BUF2_PWR ✅ B-side supply voltage (VCCB), connected to BUF2_PWR which is connected to +VCC3 (3.3V) through R48.
8 B1 DDR_SMB_DATA ✅ B-side data signal (B1) for I2C level shifting, connected to DDR_SMB_DATA with 2.2K pull-up to +VCC3.
U6 - NTS0102GT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 B2 DBG_UART3_TXD ✅ B2 pin correctly connected to DBG_UART3_TXD for UART transmit path to connector.
2 GND GND ✅ GND pin correctly connected to system ground.
3 VCCA +V1P8S ✅ VCCA pin correctly connected to +V1P8S for 1.8V A-side supply.
4 A2 PCU_UART3_TXD ✅ A2 pin correctly connected to PCU_UART3_TXD from CPU for UART transmit.
5 A1 PCU_UART3_RXD ✅ A1 pin correctly connected to PCU_UART3_RXD to CPU for UART receive.
6 OE LSENB ✅ OE pin correctly pulled high via R52 to enable the level shifter.
7 VCCB BUF3_PWR ✅ VCCB pin correctly connected to BUF3_PWR which derives from +3VSB for 3.3V B-side supply.
8 B1 DBG_UART3_RXD ✅ B1 pin correctly connected to DBG_UART3_RXD for UART receive path from connector. Note: the net has a pull-down (R50, 100K) which is suboptimal for UART idle-high signaling, though the weak value may not cause issues when a device is connected.
J4 - SIP6_RA ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Ground pin correctly connected to GND net.
2 2 ✅ Pins 2 and 6 are unconnected, likely intentional for optional CTS/RTS signals or unused pins.
6 6 ✅ Pins 2 and 6 are unconnected, likely intentional for optional CTS/RTS signals or unused pins.
3 3 ✅ Pin 3 is unconnected but should likely be connected to +3VSB based on the nearby '3.3V' text note and standard USB-to-TTL cable pinouts.
4 4 DBG_UART3_RXD ✅ Receive data pin correctly connected to DBG_UART3_RXD, which connects through level shifter U6 to the CPU's UART3 RX pin.
5 5 DBG_UART3_TXD_R ✅ Transmit data pin correctly connected to DBG_UART3_TXD_R, which connects through series resistor R819 and level shifter U6 to the CPU's UART3 TX pin.
R187 - RES_1Kohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND for USB clock termination.
2 2 ICLK_USB_TERM_0 ✅ Connected to ICLK_USB_TERM_0 for USB clock termination.
R77 - 45.3 ohm 1% 1/4W 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND for USB HSIC compensation reference.
2 2 USB_HSIC0_RCOMP ✅ Connected to USB_HSIC0_RCOMP pin of CPU1 for USB HSIC impedance calibration.
R185 - 45.3 ohm 1% 1/4W 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND for USB 2.0 compensation reference.
2 2 USB_RCOMP ✅ Connected to USB_RCOMP pins of CPU1 for USB 2.0 impedance calibration.
R212 - 1.24K ohm 1% 1/4W 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 USB3_REXT0 ✅ Connected to USB3_REXT0 pin of CPU1 for USB 3.0 external reference.
2 2 GND ✅ Connected to GND for USB 3.0 reference.
R241 - 49.9 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 LPC_RCOMP ✅ Connected to LPC_RCOMP pin of CPU1 for LPC bus impedance calibration.
2 2 GND ✅ Connected to GND for LPC compensation reference.
R186 - RES_1Kohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND for USB clock termination.
2 2 ICLK_USB_TERM_1 ✅ Connected to ICLK_USB_TERM_1 for USB clock termination.
R269 - 22 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 SI0_I2C5_SDA ✅ Pin 1 connects to the CPU's I2C5 data line (SI0_I2C5_SDA). This is the CPU-side connection of the series resistor.
2 2 I2C5_SDA ✅ Pin 2 connects to the external I2C5 bus data line (I2C5_SDA). This is the bus-side connection of the series resistor.
R270 - 22 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 SI0_I2C5_SCL ✅ Pin 1 connects to the CPU's I2C5 clock line (SI0_I2C5_SCL). This is the CPU-side connection of the series resistor.
2 2 I2C5_SCL ✅ Pin 2 connects to the external I2C5 bus clock line (I2C5_SCL). This is the bus-side connection of the series resistor.
R11 - 22 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 SI0_I2C6_SDA ✅ Pin 1 connects to the CPU's I2C6 data line (SI0_I2C6_SDA). This is the CPU-side connection of the series resistor.
2 2 I2C6_SDA ✅ Pin 2 connects to the external I2C6 bus data line (I2C6_SDA). This is the bus-side connection of the series resistor.
R12 - 22 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 SI0_I2C6_SCL ✅ Pin 1 connects to the CPU's I2C6 clock line (SI0_I2C6_SCL). This is the CPU-side connection of the series resistor.
2 2 I2C6_SCL ✅ Pin 2 connects to the external I2C6 bus clock line (I2C6_SCL). This is the bus-side connection of the series resistor.
R842 - 0 ohm jumper for SMB alert routing ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 LAN-SMB-ALERT# ✅ Connected to LAN-SMB-ALERT# to allow routing of the CPU SMBus alert signal to the LAN subsystem.
2 2 PCU_SMB_ALERT ✅ Connected to PCU_SMB_ALERT to bridge the CPU SMBus alert signal to the LAN subsystem.
R75 - 10K pull-up on PCU_SMB_ALERT ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8S ✅ Connected to +V1P8S supply rail to provide pull-up voltage for the SMBus alert signal.
2 2 PCU_SMB_ALERT ✅ Connected to PCU_SMB_ALERT signal, providing pull-up for the CPU's SMBus alert line.
R841 - 0 ohm jumper DDR_SMB_CLK to LAN-SMB-CLK ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 DDR_SMB_CLK ✅ 0 ohm jumper connecting DDR_SMB_CLK to LAN-SMB-CLK, allowing the SMBus clock line from the level shifter U5 to be shared with a LAN SMBus interface.
2 2 LAN-SMB-CLK ✅ 0 ohm jumper connecting DDR_SMB_CLK to LAN-SMB-CLK, allowing the SMBus clock line from the level shifter U5 to be shared with a LAN SMBus interface.
R840 - 0 ohm jumper DDR_SMB_DATA to LAN-SMB-DATA ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 DDR_SMB_DATA ✅ 0 ohm jumper connecting DDR_SMB_DATA to LAN-SMB-DATA, allowing the SMBus data line from the level shifter U5 to be shared with a LAN SMBus interface.
2 2 LAN-SMB-DATA ✅ 0 ohm jumper connecting DDR_SMB_DATA to LAN-SMB-DATA, allowing the SMBus data line from the level shifter U5 to be shared with a LAN SMBus interface.
R84 - 10K pull-up on SOC_USB_HOST_OC0 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8A ✅ Connected to +V1P8A power rail to provide pull-up voltage for the USB overcurrent detection signal.
2 2 SOC_USB_HOST_OC0 ✅ Connected to SOC_USB_HOST_OC0, an active-low USB overcurrent detection signal from the CPU.
R97 - 10K pull-up on SOC_USB_HOST_OC1 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8A ✅ Connected to +V1P8A power rail to provide pull-up voltage for the USB overcurrent detection signal.
2 2 SOC_USB_HOST_OC1 ✅ Connected to SOC_USB_HOST_OC1, an active-low USB overcurrent detection signal from the CPU.
R243 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 TP9_NET ✅ 0 ohm resistor connecting GPIO_S0_SC_092 (via TP9_NET) to GND. This intentionally grounds the GPIO pin as indicated by nearby text notes.
2 2 GND ✅ 0 ohm resistor connecting GPIO_S0_SC_092 (via TP9_NET) to GND. This intentionally grounds the GPIO pin as indicated by nearby text notes.
R261 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 TP10_NET ✅ 0 ohm resistor connecting GPIO_S0_SC_093 (via TP10_NET) to GND. This intentionally grounds the GPIO pin as indicated by nearby text notes.
2 2 GND ✅ 0 ohm resistor connecting GPIO_S0_SC_093 (via TP10_NET) to GND. This intentionally grounds the GPIO pin as indicated by nearby text notes.
CPU1 - INTEL_ATOM_E3825_SOC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
A48 DRAM_VDD_S4 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
AK38 DRAM_VDD_S4_AK38 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
AM38 DRAM_VDD_S4_AM38 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
AV41 DRAM_VDD_S4_AV41 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
AV42 DRAM_VDD_S4_AV42 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
BB46 DRAM_VDD_S4_BB46 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
BD49 DRAM_VDD_S4_BD49 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
BD52 DRAM_VDD_S4_BD52 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
BD53 DRAM_VDD_S4_BD53 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
BF44 DRAM_VDD_S4_BF44 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
BG51 DRAM_VDD_S4_BG51 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
BJ48 DRAM_VDD_S4_BJ48 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
C51 DRAM_VDD_S4_C51 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
D44 DRAM_VDD_S4_D44 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
F49 DRAM_VDD_S4_F49 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
F52 DRAM_VDD_S4_F52 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
F53 DRAM_VDD_S4_F53 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
H46 DRAM_VDD_S4_H46 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
M41 DRAM_VDD_S4_M41 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
M42 DRAM_VDD_S4_M42 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
V38 DRAM_VDD_S4_V38 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
Y38 DRAM_VDD_S4_Y38 +VDIMM ✅ DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance.
N28 CORE_VSS_SENSE_N28 VSS_SENSE ✅ Core ground sense pin correctly connected to VSS_SENSE net for voltage regulator feedback.
P28 CORE_VCC_SENSE_P28 VCC_SENSE ✅ Core voltage sense pin correctly connected to VCC_SENSE net for voltage regulator feedback.
AA22 TP2_CORE_VCC_S0IX $9N615 ✅ Test point output pin for core VCC voltage monitoring, correctly connected to external test point TP2 through net $9N615 for optional voltage measurement access during debug and validation.
AA24 UNCORE_VNN_S3_AA24 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AC22 UNCORE_VNN_S3_AC22 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AC24 UNCORE_VNN_S3_AC24 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AD22 UNCORE_VNN_S3_AD22 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AD24 UNCORE_VNN_S3_AD24 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AF22 UNCORE_VNN_S3_AF22 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AF24 UNCORE_VNN_S3_AF24 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AG22 UNCORE_VNN_S3_AG22 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AG24 UNCORE_VNN_S3_AG24 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AJ22 UNCORE_VNN_S3_AJ22 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AJ24 UNCORE_VNN_S3_AJ24 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AK22 UNCORE_VNN_S3_AK22 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AK24 UNCORE_VNN_S3_AK24 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AK25 UNCORE_VNN_S3_AK25 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AK27 UNCORE_VNN_S3_AK27 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AK29 UNCORE_VNN_S3_AK29 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AK30 UNCORE_VNN_S3_AK30 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AK32 UNCORE_VNN_S3_AK32 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AM22 UNCORE_VNN_S3_AM22 +VGFX ✅ Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance.
AA27 CORE_VCC_S0IX_AA27 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AA29 CORE_VCC_S0IX_AA29 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AA30 CORE_VCC_S0IX_AA30 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AC27 CORE_VCC_S0IX_AC27 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AC29 CORE_VCC_S0IX_AC29 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AC30 CORE_VCC_S0IX_AC30 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AD27 CORE_VCC_S0IX_AD27 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AD29 CORE_VCC_S0IX_AD29 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AD30 CORE_VCC_S0IX_AD30 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AF27 CORE_VCC_S0IX_AF27 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AF29 CORE_VCC_S0IX_AF29 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AG27 CORE_VCC_S0IX_AG27 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AG29 CORE_VCC_S0IX_AG29 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
AG30 CORE_VCC_S0IX_AG30 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
P26 CORE_VCC_S0IX_P26 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
P27 CORE_VCC_S0IX_P27 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
U27 CORE_VCC_S0IX_U27 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
U29 CORE_VCC_S0IX_U29 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
V27 CORE_VCC_S0IX_V27 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
V29 CORE_VCC_S0IX_V29 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
V30 CORE_VCC_S0IX_V30 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
Y27 CORE_VCC_S0IX_Y27 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
Y29 CORE_VCC_S0IX_Y29 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
Y30 CORE_VCC_S0IX_Y30 +VCORE ✅ Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance.
BB8 UNCORE_VNN_SENSE VCCGT_SENSE ✅ Uncore voltage sense pin correctly connected to VCCGT_SENSE net for voltage regulator feedback.
AD38 DRAM_VDD_S4_AD38 DRAM_VDD_CLK ✅ DDR clock voltage supply pins connected to separate DRAM_VDD_CLK rail for noise isolation, derived from +VDIMM through 0-ohm jumper.
AF38 DRAM_VDD_S4_AF38 DRAM_VDD_CLK ✅ DDR clock voltage supply pins connected to separate DRAM_VDD_CLK rail for noise isolation, derived from +VDIMM through 0-ohm jumper.
AF30 TP_CORE_V1P05_S4 $9N613 ✅ Test point output pin for V1P05 voltage monitoring, correctly connected to external test point TP1 through net $9N613 for optional voltage measurement access during debug and validation.
TP1 - TEST_POINT_0.040_SMT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $9N613 ✅ Test point correctly connected to CPU1 pin AF30 test output for V1P05 voltage monitoring through net $9N613, marked DNI for optional population during debug and validation.
TP2 - TEST_POINT_0.040_SMT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $9N615 ✅ Test point correctly connected to CPU1 pin AA22 test output for core VCC voltage monitoring through net $9N615, marked DNI for optional population during debug and validation.
R275 - 0 ohm JMPR 1/10W 0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM ✅ 0-ohm jumper connecting +VDIMM main DRAM power rail to DRAM_VDD_CLK clock power rail. This provides design flexibility while allowing separate decoupling for clock power pins.
2 2 DRAM_VDD_CLK ✅ 0-ohm jumper connecting +VDIMM main DRAM power rail to DRAM_VDD_CLK clock power rail. This provides design flexibility while allowing separate decoupling for clock power pins.
CPU1 - INTEL_ATOM_E3825_SOC ❌

DRCY flagged 1 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
AC32 CORE_V1P05_S3_AC32 +V1P0S ❌
CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.
  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)
Y32 CORE_V1P05_S3_Y32 +V1P0S ❌
CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.
  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)
AA33 CORE_V1P05_S3_AA33 +V1P0S ❌
CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.
  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)
AF33 CORE_V1P05_S3_AF33 +V1P0S ❌
CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.
  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)
AG33 CORE_V1P05_S3_AG33 +V1P0S ❌
CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.
  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)
AG35 CORE_V1P05_S3_AG35 +V1P0S ❌
CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.
  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)
U33 CORE_V1P05_S3_U33 +V1P0S ❌
CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.
  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)
U35 CORE_V1P05_S3_U35 +V1P0S ❌
CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.
  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)
V33 CORE_V1P05_S3_V33 +V1P0S ❌
CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.
  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)
A3 VSS_A3_A3 GND ✅ Ground pins correctly connected to GND net.
A5 VSS_A5_A5 GND ✅ Ground pins correctly connected to GND net.
A6 VSS_A6_A6 GND ✅ Ground pins correctly connected to GND net.
A49 VSS_A49_A49 GND ✅ Ground pins correctly connected to GND net.
A51 VSS_A51_A51 GND ✅ Ground pins correctly connected to GND net.
A52 VSS_A52_A52 GND ✅ Ground pins correctly connected to GND net.
B2 VSS_B2_B2 GND ✅ Ground pins correctly connected to GND net.
B52 VSS_B52_B52 GND ✅ Ground pins correctly connected to GND net.
B53 VSS_B53_B53 GND ✅ Ground pins correctly connected to GND net.
BE1 VSS_BE1_BE1 GND ✅ Ground pins correctly connected to GND net.
BE53 VSS_BE53_BE53 GND ✅ Ground pins correctly connected to GND net.
BG1 VSS_BG1_BG1 GND ✅ Ground pins correctly connected to GND net.
BG53 VSS_BG53_BG53 GND ✅ Ground pins correctly connected to GND net.
BH1 VSS_BH1_BH1 GND ✅ Ground pins correctly connected to GND net.
BH2 VSS_BH2_BH2 GND ✅ Ground pins correctly connected to GND net.
BH52 VSS_BH52_BH52 GND ✅ Ground pins correctly connected to GND net.
BH53 VSS_BH53_BH53 GND ✅ Ground pins correctly connected to GND net.
BJ2 VSS_BJ2_BJ2 GND ✅ Ground pins correctly connected to GND net.
BJ3 VSS_BJ3_BJ3 GND ✅ Ground pins correctly connected to GND net.
BJ5 VSS_BJ5_BJ5 GND ✅ Ground pins correctly connected to GND net.
BJ49 VSS_BJ49_BJ49 GND ✅ Ground pins correctly connected to GND net.
BJ51 VSS_BJ51_BJ51 GND ✅ Ground pins correctly connected to GND net.
BJ52 VSS_BJ52_BJ52 GND ✅ Ground pins correctly connected to GND net.
C1 VSS_C1_C1 GND ✅ Ground pins correctly connected to GND net.
C53 VSS_C53_C53 GND ✅ Ground pins correctly connected to GND net.
E1 VSS_E1_E1 GND ✅ Ground pins correctly connected to GND net.
E53 VSS_E53_E53 GND ✅ Ground pins correctly connected to GND net.
A11 ✅ VSS ground pins correctly connected to GND net.
A15 ✅ VSS ground pins correctly connected to GND net.
A19 ✅ VSS ground pins correctly connected to GND net.
A23 ✅ VSS ground pins correctly connected to GND net.
A27 ✅ VSS ground pins correctly connected to GND net.
A31 ✅ VSS ground pins correctly connected to GND net.
A35 ✅ VSS ground pins correctly connected to GND net.
A39 ✅ VSS ground pins correctly connected to GND net.
A43 ✅ VSS ground pins correctly connected to GND net.
A47 ✅ VSS ground pins correctly connected to GND net.
B6 UNCORE_V1P0_G3_B6 +V1P0A ✅ UNCORE_V1P0_G3 pins correctly connected to +V1P0A supply.
C5 UNCORE_V1P0_G3_C5 +V1P0A ✅ UNCORE_V1P0_G3 pins correctly connected to +V1P0A supply.
U22 UNCORE_V1P0_G3_U22 +V1P0A ✅ UNCORE_V1P0_G3 pins correctly connected to +V1P0A supply.
V22 UNCORE_V1P0_G3_V22 +V1P0A ✅ UNCORE_V1P0_G3 pins correctly connected to +V1P0A supply.
C3 USB3_V1P0_G3_C3 +V1P0A ✅ USB3_V1P0_G3 pins correctly connected to +V1P0A supply.
Y19 USB3_V1P0_G3_Y19 +V1P0A ✅ USB3_V1P0_G3 pins correctly connected to +V1P0A supply.
F1 RESERVED_F1 $10N1595 ✅ Reserved pin connected to test point TP4 via net $10N1595. Test point is marked DNI (Do Not Install), leaving the reserved pin effectively unconnected.
M14 USB_V1P0_S3_M14 +V1P0S ✅ USB_V1P0_S3 pins correctly connected to +V1P0S supply.
U18 USB_V1P0_S3_U18 +V1P0S ✅ USB_V1P0_S3 pins correctly connected to +V1P0S supply.
U19 USB_V1P0_S3_U19 +V1P0S ✅ USB_V1P0_S3 pins correctly connected to +V1P0S supply.
N18 USB_V3P3_G3_N18 +3VSB ✅ USB_V3P3_G3 pins correctly connected to +3VSB (3.3V standby) supply.
P18 USB_V3P3_G3_P18 +3VSB ✅ USB_V3P3_G3 pins correctly connected to +3VSB (3.3V standby) supply.
N20 USB_V1P8_G3_N20 +V1P8A ✅ USB_V1P8_G3 pin correctly connected to +V1P8A supply.
N22 PCU_V3P3_G3_N22 +3VSB ✅ PCU_V3P3_G3 pin correctly connected to +3VSB (3.3V standby) supply.
P22 RTC_VCC_P22 +RTCVCC ✅ RTC_VCC pin correctly connected to +RTCVCC supply.
U16 USB_VSSA_U16 GND ✅ USB_VSSA pin correctly connected to GND.
U24 UNCORE_V1P8_G3_U24 +V1P8A ✅ UNCORE_V1P8_G3 pin correctly connected to +V1P8A supply.
U25 PMU_V1P8_G3_U25 +V1P8A ✅ PMU_V1P8_G3 pin correctly connected to +V1P8A supply.
V18 USB_HSIC_V1P24_G3_V18 +V1P0A ✅ USB_HSIC_V1P24_G3 pin connected to +V1P0A (1.0V) instead of 1.24V. Schematic text note validates this connection when USB HSIC is not used.
V25 PCU_V1P8_G3_V25 +V1P8A ✅ PCU_V1P8_G3 pin correctly connected to +V1P8A supply.
V32 SVID_V1P0_S3_V32 +V1P0S ✅ SVID_V1P0_S3 pin correctly connected to +V1P0S supply.
AA18 UNCORE_V1P8_G3_AA18 +V1P8A ✅ UNCORE_V1P8_G3 pin correctly connected to +V1P8A supply.
AA36 DRAM_V1P0_S0IX_AA36 VCC_DRAM ✅ DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply.
AD35 DRAM_V1P0_S0IX_AD35 VCC_DRAM ✅ DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply.
AF35 DRAM_V1P0_S0IX_AF35 VCC_DRAM ✅ DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply.
AF36 DRAM_V1P0_S0IX_AF36 VCC_DRAM ✅ DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply.
AJ36 DRAM_V1P0_S0IX_AJ36 VCC_DRAM ✅ DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply.
AK35 DRAM_V1P0_S0IX_AK35 VCC_DRAM ✅ DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply.
AK36 DRAM_V1P0_S0IX_AK36 VCC_DRAM ✅ DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply.
Y35 DRAM_V1P0_S0IX_Y35 VCC_DRAM ✅ DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply.
Y36 DRAM_V1P0_S0IX_Y36 VCC_DRAM ✅ DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply.
AD16 VSS_AD16 VCC_VSS_V1P2 ✅ VSS ground pins connected to VCC_VSS_V1P2 net which connects to GND through 0-ohm resistor R216. This appears intentional for current measurement or isolation capability.
AD18 VSS_AD18 VCC_VSS_V1P2 ✅ VSS ground pins connected to VCC_VSS_V1P2 net which connects to GND through 0-ohm resistor R216. This appears intentional for current measurement or isolation capability.
BD1 VGA_V1P35_S3_F1_BD1 VCC_CRT_V1P35 ✅ VGA_V1P35_S3_F1 pin correctly connected to VCC_CRT_V1P35 supply through dedicated ferrite bead filter.
AF16 UNCORE_V1P0_S3_AF16 +V1P0S ✅ UNCORE_V1P0_S3 pins correctly connected to +V1P0S supply.
AF18 UNCORE_V1P0_S3_AF18 +V1P0S ✅ UNCORE_V1P0_S3 pins correctly connected to +V1P0S supply.
G1 UNCORE_V1P0_S3_G1 +V1P0S ✅ UNCORE_V1P0_S3 pins correctly connected to +V1P0S supply.
Y18 UNCORE_V1P0_S3_Y18 +V1P0S ✅ UNCORE_V1P0_S3 pins correctly connected to +V1P0S supply.
AF21 UNCORE_V1P0_S0IX_AF21 VCC_VIS_V1P0 ✅ UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply.
AG21 UNCORE_V1P0_S0IX_AG21 VCC_VIS_V1P0 ✅ UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply.
AG18 ICLK_V1P35_S3_F2 VCC_ICLK_V1P35 ✅ ICLK_V1P35_S3 pins correctly connected to VCC_ICLK_V1P35 supply through dedicated ferrite bead filter.
AJ19 ICLK_V1P35_S3_F1_AJ19 VCC_ICLK_V1P35 ✅ ICLK_V1P35_S3 pins correctly connected to VCC_ICLK_V1P35 supply through dedicated ferrite bead filter.
AG19 UNCORE_V1P35_S0IX_F1_AG19 VCC_UNCORE_V1P35 ✅ UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter.
AG32 UNCORE_V1P35_S0IX_F2_AG32 VCC_UNCORE_V1P35 ✅ UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter.
AA25 UNCORE_V1P35_S0IX_F5_AA25 VCC_UNCORE_V1P35 ✅ UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter.
AD36 DRAM_V1P35_S0IX_F1_AD36 VCC_UNCORE_V1P35 ✅ UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter.
AF19 UNCORE_V1P35_S0IX_F6 VCC_UNCORE_V1P35 ✅ UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter.
V36 UNCORE_V1P35_S0IX_F3_V36 VCC_UNCORE_V1P35 ✅ UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter.
U36 UNCORE_V1P35_S0IX_F4_U36 VCC_UNCORE_V1P35 ✅ UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter.
AJ18 DDI_V1P0_S0IX_AJ18 +V1P0S ✅ DDI_V1P0_S0IX pins correctly connected to +V1P0S supply.
AK19 DDI_V1P0_S0IX_AK19 +V1P0S ✅ DDI_V1P0_S0IX pins correctly connected to +V1P0S supply.
AK21 DDI_V1P0_S0IX_AK21 +V1P0S ✅ DDI_V1P0_S0IX pins correctly connected to +V1P0S supply.
AM16 DDI_V1P0_S0IX_AM16 +V1P0S ✅ DDI_V1P0_S0IX pins correctly connected to +V1P0S supply.
BJ6 VGA_V1P0_S3_BJ6 +V1P0S ✅ VGA_V1P0_S3 pin correctly connected to +V1P0S supply.
AK18 PCIE_V1P0_S3_AK18 +V1P0S ✅ PCIE_V1P0_S3 pins correctly connected to +V1P0S supply.
AM18 PCIE_V1P0_S3_AM18 +V1P0S ✅ PCIE_V1P0_S3 pins correctly connected to +V1P0S supply.
AM21 PCIE_V1P0_S3_AM21 +V1P0S ✅ PCIE_V1P0_S3 pins correctly connected to +V1P0S supply.
AN21 PCIE_V1P0_S3_AN21 +V1P0S ✅ PCIE_V1P0_S3 pins correctly connected to +V1P0S supply.
AM27 LPC_V1P8V3P3_S3_AM27 +VCC3S ✅ LPC_V1P8V3P3_S3 pin correctly connected to +VCC3S (3.3V) supply.
AM30 UNCORE_V1P8_S3_AM30 +V1P8S ✅ UNCORE_V1P8_S3 pins correctly connected to +V1P8S supply.
AN32 UNCORE_V1P8_S3_AN32 +V1P8S ✅ UNCORE_V1P8_S3 pins correctly connected to +V1P8S supply.
U38 UNCORE_V1P8_S3_U38 +V1P8S ✅ UNCORE_V1P8_S3 pins correctly connected to +V1P8S supply.
AM32 HDA_LPE_V1P5V1P8_S3_AM32 +V1P8S ✅ HDA_LPE_V1P5V1P8_S3 pin correctly connected to +V1P8S supply.
AN16 VSSA_AN16 GND ✅ VSSA pin correctly connected to GND.
AN18 PCIE_SATA_V1P0_S3_AN18 +V1P0S ✅ PCIE_SATA_V1P0_S3 pin correctly connected to +V1P0S supply.
AN19 SATA_V1P0_S3_AN19 +V1P0S ✅ SATA_V1P0_S3 pin correctly connected to +V1P0S supply.
AN24 VGA_V3P3_S3_AN24 +VCC3S ✅ VGA_V3P3_S3 pin correctly connected to +VCC3S (3.3V) supply.
AN25 GPIO_V1P0_S3_AN25 +V1P0S ✅ GPIO_V1P0_S3 pin correctly connected to +V1P0S supply.
AN27 SD3_V1P8V3P3_S3_AN27 +VCC3S ✅ SD3_V1P8V3P3_S3 pin correctly connected to +VCC3S (3.3V) supply.
AN29 UNCORE_V1P0_S0IX_AN29 VCC_VIS_V1P0 ✅ UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply.
AN30 UNCORE_V1P0_S0IX_AN30 VCC_VIS_V1P0 ✅ UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply.
V24 UNCORE_V1P0_S0IX_V24 VCC_VIS_V1P0 ✅ UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply.
Y22 UNCORE_V1P0_S0IX_Y22 VCC_VIS_V1P0 ✅ UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply.
Y24 UNCORE_V1P0_S0IX_Y24 VCC_VIS_V1P0 ✅ UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply.
FB3 - FERRITE_600OHM_1.3A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P35S ✅ Input pin correctly connected to +V1P35S power supply
2 2 VCC_UNCORE_V1P35 ✅ Output pin correctly connected to VCC_UNCORE_V1P35 rail
FB4 - FERRITE_120OHM_3A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P35S ✅ Input pin connected to +V1P35S supply rail. This is the input side of the ferrite bead filter.
2 2 VCC_CRT_V1P35 ✅ Output pin connected to VCC_CRT_V1P35 rail, which supplies CPU1 pin BD1 (VGA_V1P35_S3_F1_BD1). This is the filtered output side of the ferrite bead.
C164 - 22uF 20% 6.3V 0805 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Ground pin of decoupling capacitor, correctly connected to GND.
2 2 VCC_CRT_V1P35 ✅ Power pin of decoupling capacitor, connected to VCC_CRT_V1P35 rail. Provides bulk decoupling for the VGA/CRT power supply.
C28 - 2232-0012 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Ground pin of decoupling capacitor, correctly connected to GND.
2 2 VCC_CRT_V1P35 ✅ Power pin of decoupling capacitor, connected to VCC_CRT_V1P35 rail. Provides additional high-frequency decoupling for the VGA/CRT power supply.
C26 - 1uF 10% 16V 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Ground connection for decoupling capacitor on VCC_ICLK_V1P35 rail.
2 2 VCC_ICLK_V1P35 ✅ Power rail connection for decoupling capacitor on VCC_ICLK_V1P35, providing local energy storage and high-frequency filtering after ferrite bead FB5.
C27 - 1uF 10% 16V 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Ground connection for second decoupling capacitor on VCC_ICLK_V1P35 rail.
2 2 VCC_ICLK_V1P35 ✅ Power rail connection for second decoupling capacitor on VCC_ICLK_V1P35, providing additional parallel capacitance with C26 for improved high-frequency performance.
FB5 - FERRITE_120OHM_3A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P35S ✅ Input side of ferrite bead connected to +V1P35S source voltage. This provides the unfiltered input to the ICLK power domain filter.
2 2 VCC_ICLK_V1P35 ✅ Output side of ferrite bead connected to VCC_ICLK_V1P35, providing filtered power to the CPU's integrated clock domain. The ferrite bead is rated for 3A with an expected load of 350mA, providing adequate margin.
C224 - 22uF 20% 6.3V 0805 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCC_VIS_V1P0 ✅ Connected to VCC_VIS_V1P0 for bulk decoupling of CPU1 UNCORE_V1P0_S0IX power domain.
2 2 GND ✅ Connected to GND for return path.
C225 - 22uF 20% 6.3V 0805 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCC_VIS_V1P0 ✅ Connected to VCC_VIS_V1P0 for bulk decoupling of CPU1 UNCORE_V1P0_S0IX power domain.
2 2 GND ✅ Connected to GND for return path.
C201 - 22uF 20% 6.3V 0805 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCC_VIS_V1P0 ✅ Connected to VCC_VIS_V1P0 for bulk decoupling of CPU1 UNCORE_V1P0_S0IX power domain.
2 2 GND ✅ Connected to GND for return path.
C246 - 1uF 10% 16V 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VCC_VIS_V1P0 ✅ Connected to VCC_VIS_V1P0 for high-frequency decoupling of CPU1 UNCORE_V1P0_S0IX power domain.
2 2 GND ✅ Connected to GND for return path.
C216 - 1uF 10% 16V 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VCC_VIS_V1P0 ✅ Connected to VCC_VIS_V1P0 for high-frequency decoupling of CPU1 UNCORE_V1P0_S0IX power domain.
2 2 GND ✅ Connected to GND for return path.
R222 - 0 ohm JMPR 1/10W 0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P0S ✅ 0-ohm jumper connecting +V1P0S to VCC_VIS_V1P0. The text note indicates VCC_VIS_V1P0 requires 2.1A, but the current rating of this 0603 jumper cannot be verified without the datasheet.
2 2 VCC_VIS_V1P0 ✅ 0-ohm jumper connecting +V1P0S to VCC_VIS_V1P0. The text note indicates VCC_VIS_V1P0 requires 2.1A, but the current rating of this 0603 jumper cannot be verified without the datasheet.
R265 - 0 ohm JMPR 1/10W 0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P0S ✅ 0-ohm jumper connects +V1P0S to VCC_DRAM to supply DRAM power from the standby rail. The connections are topologically correct, but the current rating of the 0603 package may be inadequate for the 2.1A requirement indicated by nearby text notes.
2 2 VCC_DRAM ✅ 0-ohm jumper connects +V1P0S to VCC_DRAM to supply DRAM power from the standby rail. The connections are topologically correct, but the current rating of the 0603 package may be inadequate for the 2.1A requirement indicated by nearby text notes.
R216 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCC_VSS_V1P2 ✅ 0 ohm resistor connecting VCC_VSS_V1P2 net to GND. This grounds the MIPI CSI power domain pins (CPU1 AD16, AD18) when CSI is not used, which is correct per datasheet and schematic notes.
2 2 GND ✅ 0 ohm resistor connecting VCC_VSS_V1P2 net to GND. This grounds the MIPI CSI power domain pins (CPU1 AD16, AD18) when CSI is not used, which is correct per datasheet and schematic notes.
TP4 - TEST_POINT_0.040_SMT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $10N1595 ✅ Test point connected to CPU1 reserved pin F1 via net $10N1595. Marked DNI so no electrical connection exists in the actual build.
J2 - 258-0004524 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Pin 1 is connected to +5VSB for standby 5V power. This connection is correct and matches the documented pinout, though J2 is marked DNI.
2 2 GND ✅ Pin 2 is connected to GND for the ground return path. This connection is correct, though J2 is marked DNI.
J8 - 3430-0212 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Pin 1 is connected to +5VSB, providing standby 5V power input. This connection is correct and includes appropriate protection and decoupling.
2 2 GND ✅ Pin 2 is connected to GND, providing the ground return path for the power input. This connection is correct.
C153 - 123-0001056 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Decoupling capacitor positive terminal, correctly connected to +5VSB rail for high-frequency filtering.
2 2 GND ✅ Decoupling capacitor ground terminal, correctly connected to GND.
D7 - 130-0004506 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
N N GND ✅ TVS diode ground reference pin, correctly connected to GND for ESD protection of the +5VSB rail.
P P +5VSB ✅ TVS diode protected line pin, correctly connected to +5VSB rail for ESD protection.
CPU1 - INTEL_ATOM_E3825_SOC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
A11 VSS1 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
A15 VSS2 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
A19 VSS3 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
A23 VSS4 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
A27 VSS5 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
A31 VSS6 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
A35 VSS7 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
A39 VSS8 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
A43 VSS9 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
A47 VSS10 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA1 VSS11 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA3 VSS15 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA12 ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA13 ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA14 ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA15 ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA16 VSS12 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA19 VSS13 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA21 VSS14 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA32 VSS16 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA35 VSS17 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA38 VSS18 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AA53 VSS19 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AB10 VSS20 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AB4 VSS21 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AB41 VSS22 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AB45 VSS23 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AB47 VSS24 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AB48 VSS25 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AB50 VSS26 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AB51 VSS27 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AB6 VSS28 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AC16 VSS29 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AC18 VSS30 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AC19 VSS31 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AC21 VSS32 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AC25 VSS33 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AC33 VSS34 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AC35 VSS35 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AC36 VSS36 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AC38 VSS37 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AD19 VSS38 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AD21 VSS39 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AD25 VSS40 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AD32 VSS41 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AD33 VSS42 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AD47 VSS43 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AD7 VSS44 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE1 VSS45 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE11 VSS46 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE12 VSS47 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE14 VSS48 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE3 VSS49 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE4 VSS50 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE40 VSS51 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE42 VSS52 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE43 VSS53 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE45 VSS54 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE46 VSS55 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE48 VSS56 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE50 VSS57 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE51 VSS58 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE53 VSS59 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE6 VSS60 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE8 VSS61 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AE9 VSS62 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AF10 VSS63 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AF12 VSS64 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AF25 VSS65 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AF32 VSS66 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AF47 VSS67 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AG16 VSS68 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AG25 VSS69 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AG36 VSS70 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AG38 VSS71 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH4 VSS72 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH41 VSS73 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH45 VSS74 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH6 VSS110 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH7 VSS75 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH9 VSS76 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH47 VSS106 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH48 VSS107 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH50 VSS108 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AH51 VSS109 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ1 VSS77 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ16 VSS78 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ21 VSS79 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ25 VSS80 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ27 VSS81 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ29 VSS82 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ3 VSS83 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ30 VSS84 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ32 VSS85 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ33 VSS86 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ35 VSS87 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ38 VSS88 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AJ53 VSS89 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AK10 VSS90 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AK14 VSS91 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AK16 VSS92 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AK33 VSS93 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AK41 VSS94 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AK44 VSS95 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM12 VSS96 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM19 VSS97 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM24 VSS98 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM25 VSS99 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM29 VSS100 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM33 VSS101 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM35 VSS102 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM36 VSS103 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM40 VSS104 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM44 VSS111 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM51 VSS112 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AM7 VSS113 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN1 VSS114 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN11 VSS115 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN12 VSS116 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN14 VSS117 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN22 VSS118 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN3 VSS119 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN33 VSS120 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN35 VSS121 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN36 VSS122 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN38 VSS123 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN40 VSS124 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN42 VSS125 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN43 VSS126 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN45 VSS127 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN46 VSS128 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN48 VSS129 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN49 VSS130 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN5 VSS131 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN51 VSS132 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN53 VSS133 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN6 VSS134 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN8 VSS135 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AN9 VSS136 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AP40 VSS137 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT12 VSS138 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT16 VSS139 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT19 VSS140 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT24 VSS141 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT27 VSS142 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT30 VSS143 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT35 VSS144 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT38 VSS145 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT4 VSS146 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT47 VSS147 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AT52 VSS148 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AU1 VSS149 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AU24 VSS150 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AU3 VSS151 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AU30 VSS152 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AU38 VSS153 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AU51 VSS154 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV12 VSS155 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV13 VSS156 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV14 VSS157 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV18 VSS158 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV19 VSS159 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV24 VSS160 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV27 VSS161 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV30 VSS162 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV35 VSS163 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV38 VSS164 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV47 VSS165 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV51 VSS166 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AV7 VSS167 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AW13 VSS168 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AW19 VSS169 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AW27 VSS170 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AW3 VSS171 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AW35 VSS172 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AY10 VSS173 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AY22 VSS174 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AY32 VSS175 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AY36 VSS176 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AY4 VSS177 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AY50 VSS178 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
AY9 VSS179 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BA14 VSS180 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BA19 VSS181 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BA22 VSS182 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BA27 VSS183 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BA32 VSS184 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BA35 VSS185 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BA40 VSS186 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BA53 VSS187 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BB19 VSS188 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BB27 VSS189 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BB35 VSS190 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BC20 VSS191 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BC22 VSS192 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BC26 VSS193 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BC28 VSS194 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BC32 VSS195 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BC34 VSS196 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BC42 VSS197 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BD19 VSS198 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BD24 VSS199 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BD27 VSS200 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BD30 VSS201 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BD35 VSS202 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BE19 VSS203 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BE2 VSS204 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BE35 VSS205 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BE8 VSS206 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BF12 VSS207 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BF16 VSS208 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BF24 VSS209 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BF30 VSS211 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BF36 VSS212 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BF38 VSS210 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BF4 VSS213 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BG31 VSS214 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BG34 VSS215 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BG39 VSS216 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BG42 VSS217 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BG45 VSS218 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BG49 VSS219 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ11 VSS220 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ15 VSS221 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ19 VSS222 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ23 VSS223 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ27 VSS224 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ31 VSS225 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ35 VSS226 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ39 VSS227 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ43 VSS228 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ47 VSS229 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
BJ7 VSS230 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
C14 VSS231 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
C31 VSS232 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
C34 VSS233 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
C39 VSS234 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
C42 VSS235 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
C45 VSS236 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
C49 VSS237 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
D12 VSS238 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
D16 VSS239 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
D24 VSS240 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
D30 VSS241 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
D36 VSS242 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
D38 VSS243 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
E19 VSS244 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
E35 VSS245 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
E8 VSS246 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
F19 VSS247 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
F2 VSS248 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
F24 VSS249 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
F27 VSS250 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
F30 VSS251 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
F35 VSS252 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
F5 VSS253 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
F7 VSS254 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
G10 VSS255 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
G20 VSS256 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
G22 VSS257 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
G26 VSS258 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
G28 VSS259 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
G32 VSS260 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
G34 VSS261 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
G42 VSS262 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
H19 VSS263 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
H27 VSS264 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
H35 VSS265 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
J1 VSS266 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
J16 VSS267 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
J19 VSS268 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
J22 VSS269 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
J27 VSS270 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
J32 VSS271 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
J35 VSS272 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
J40 VSS273 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
J53 VSS274 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
K14 VSS275 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
K22 VSS276 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
K32 VSS277 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
K36 VSS278 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
K4 VSS279 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
K50 VSS280 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
K9 VSS281 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
L13 VSS282 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
L19 VSS283 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
L27 VSS284 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
L35 VSS285 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
M19 VSS286 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
M26 VSS287 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
M27 VSS288 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
M28 VSS105 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
M34 VSS289 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
M35 VSS290 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
M38 VSS291 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
M47 VSS292 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
M51 VSS293 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
N1 VSS294 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
N16 VSS295 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
N38 VSS296 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
N51 VSS297 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P13 VSS298 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P16 VSS299 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P19 VSS300 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P20 VSS301 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P24 VSS302 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P32 VSS303 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P35 VSS304 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P38 VSS305 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P4 VSS306 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P47 VSS307 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P52 VSS308 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
P9 VSS309 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
T40 VSS310 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U1 VSS311 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U11 VSS312 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U12 VSS313 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U14 VSS314 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U21 VSS315 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U3 VSS316 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U30 VSS317 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U32 VSS318 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U40 VSS319 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U42 VSS320 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U43 VSS321 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U45 VSS322 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U46 VSS323 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U48 VSS324 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U49 VSS325 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U5 VSS326 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U51 VSS327 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U53 VSS328 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U6 VSS329 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U8 VSS330 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
U9 VSS331 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
V12 VSS332 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
V16 VSS333 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
V19 VSS334 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
V21 VSS335 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
V35 VSS336 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
V40 VSS337 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
V44 VSS338 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
V51 VSS339 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
V7 VSS340 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y10 VSS341 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y14 VSS342 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y16 VSS343 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y21 VSS344 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y25 VSS345 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y33 VSS346 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y41 VSS347 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y44 VSS348 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y7 VSS349 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
Y9 VSS350 GND ✅ All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction.
MEM2 - MT41K256M16HA-125:E ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
A1 VDDQ1 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
C1 VDDQ2 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
R1 VDD7 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
B2 VDD8 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
D2 VDDQ9 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
H2 VDDQ4 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
K2 VDD9 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
G7 VDD1 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
A8 VDDQ5 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
K8 VDD2 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
C9 VDDQ6 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
N1 VDD6 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
F1 VDDQ3 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
D9 VDD4 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
E9 VDDQ7 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
H9 VDDQ8 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
N9 VDD3 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
R9 VDD5 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage.
B1 VSSQ1 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
D1 VSSQ2 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
E1 VSS1 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
G1 VSSQ3 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
M1 VSS2 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
P1 VSS3 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
T1 VSS4 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
E2 VSSQ4 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
J2 VSS5 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
B3 VSS6 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
D8 VSSQ5 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
E8 VSSQ6 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
G8 VSS7 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
J8 VSS8 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
A9 VSS9 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
B9 VSSQ7 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
F9 VSSQ8 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
G9 VSSQ9 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
M9 VSS10 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
P9 VSS11 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
T9 VSS12 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
C7 DQSU M_DQS_A_P1 ✅ Upper byte data strobe differential pair (UDQS/UDQS#) correctly connected to M_DQS_A_P1 and M_DQS_A_N1. These strobes are edge-aligned with read data and center-aligned with write data.
B7 /DQSU M_DQS_A_N1 ✅ Upper byte data strobe differential pair (UDQS/UDQS#) correctly connected to M_DQS_A_P1 and M_DQS_A_N1. These strobes are edge-aligned with read data and center-aligned with write data.
D3 DMU M_DM_A1 ✅ Upper byte data mask (UDM) correctly connected to M_DM_A1. This input masks write data for the upper byte.
D7 DQU0 M_DATA_A9 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface.
C3 DQU1 M_DATA_A10 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface.
C8 DQU2 M_DATA_A8 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface.
C2 DQU3 M_DATA_A11 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface.
A7 DQU4 M_DATA_A13 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface.
A2 DQU5 M_DATA_A15 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface.
B8 DQU6 M_DATA_A12 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface.
A3 DQU7 M_DATA_A14 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface.
E3 DQL0 M_DATA_A0 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface.
F7 DQL1 M_DATA_A1 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface.
F2 DQL2 M_DATA_A2 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface.
F8 DQL3 M_DATA_A3 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface.
H3 DQL4 M_DATA_A4 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface.
H8 DQL5 M_DATA_A5 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface.
G2 DQL6 M_DATA_A6 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface.
H7 DQL7 M_DATA_A7 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface.
E7 DML M_DM_A0 ✅ Lower byte data mask (LDM) correctly connected to M_DM_A0. This input masks write data for the lower byte.
F3 DQSL M_DQS_A_P0 ✅ Lower byte data strobe differential pair (LDQS/LDQS#) correctly connected to M_DQS_A_P0 and M_DQS_A_N0. These strobes are edge-aligned with read data and center-aligned with write data.
G3 /DQSL M_DQS_A_N0 ✅ Lower byte data strobe differential pair (LDQS/LDQS#) correctly connected to M_DQS_A_P0 and M_DQS_A_N0. These strobes are edge-aligned with read data and center-aligned with write data.
H1 VREFDQ SM_VREF_DQ1_A ✅ Reference voltage for data (VREFDQ) correctly connected to SM_VREF_DQ1_A. This voltage is generated by resistor divider R310/R325 (both 4.7K) to create VDD/2, with decoupling capacitors C124 and C329.
J1 NC1__ODT1_ ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
L1 NC2__/CS1_ ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
J9 NC3__CKE1_ ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
L9 NC4__ZQ1_ ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
M7 NC5 ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
J3 /RAS M_RAS_A_L ✅ Row address strobe (RAS#) correctly connected to M_RAS_A_L. This active-low command input is part of the command encoding.
J7 CK M_CLK_A_P0 ✅ Differential clock inputs (CK/CK#) correctly connected to M_CLK_A_P0 and M_CLK_A_N0. All control and address inputs are sampled on the CK/CK# crossing. Optional 3.3pF capacitor C331 (DNI) provides AC coupling if needed.
K7 /CK M_CLK_A_N0 ✅ Differential clock inputs (CK/CK#) correctly connected to M_CLK_A_P0 and M_CLK_A_N0. All control and address inputs are sampled on the CK/CK# crossing. Optional 3.3pF capacitor C331 (DNI) provides AC coupling if needed.
K1 ODT M_ODT_A0 ✅ On-die termination enable (ODT) correctly connected to M_ODT_A0. This input enables termination resistance for DQ, DQS, and DM signals.
K3 /CAS M_CAS_A_L ✅ Column address strobe (CAS#) correctly connected to M_CAS_A_L. This active-low command input is part of the command encoding.
K9 CKE M_CKE_A0 ✅ Clock enable (CKE) correctly connected to M_CKE_A0. This input enables/disables internal circuitry and clocks.
L2 /CS M_CS_A_L0 ✅ Chip select (CS#) correctly connected to M_CS_A_L0. This active-low input enables/disables the command decoder.
L3 /WE M_WE_A_L ✅ Write enable (WE#) correctly connected to M_WE_A_L. This active-low command input is part of the command encoding.
L8 ZQ M_ZQ1 ✅ ZQ calibration pin correctly connected to M_ZQ1, which is terminated to GND through R140 (240Ω). This provides the external reference for output driver and ODT calibration.
M2 BA0 M_BS_A0 ✅ Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs select one of 8 internal banks and are shared between both memory devices.
N8 BA1 M_BS_A1 ✅ Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs select one of 8 internal banks and are shared between both memory devices.
M3 BA2 M_BS_A2 ✅ Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs select one of 8 internal banks and are shared between both memory devices.
M8 VREFCA SM_VREF_CA1_A ✅ Reference voltage for control/command/address (VREFCA) correctly connected to SM_VREF_CA1_A. This voltage is generated by resistor divider R144/R326 (both 4.7K) to create VDD/2, with decoupling capacitors C133 and C344.
N3 A0 M_MA_A0 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
P7 A1 M_MA_A1 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
P3 A2 M_MA_A2 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
N2 A3 M_MA_A3 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
P8 A4 M_MA_A4 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
P2 A5 M_MA_A5 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
R8 A6 M_MA_A6 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
R2 A7 M_MA_A7 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
T8 A8 M_MA_A8 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
R3 A9 M_MA_A9 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
L7 A10_AP_ M_MA_A10 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
R7 A11 M_MA_A11 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
N7 A12_/BC_ M_MA_A12 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
T3 A13 M_MA_A13 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
T7 A14 M_MA_A14 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices.
T2 /RESET M_A_RST_L ✅ Active-low reset (RESET#) correctly connected to M_A_RST_L. This asynchronous input is shared between both memory devices and includes optional filtering capacitor C374 (10pF, DNI).
MEM3 - MT41K256M16HA-125:E ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
A1 VDDQ1 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
C1 VDDQ2 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
R1 VDD7 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
B2 VDD8 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
D2 VDDQ9 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
H2 VDDQ4 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
K2 VDD9 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
G7 VDD1 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
A8 VDDQ5 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
K8 VDD2 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
C9 VDDQ6 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
N1 VDD6 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
F1 VDDQ3 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
D9 VDD4 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
E9 VDDQ7 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
H9 VDDQ8 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
N9 VDD3 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
R9 VDD5 +VDIMM ✅ Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation.
B1 VSSQ1 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
D1 VSSQ2 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
E1 VSS1 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
G1 VSSQ3 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
M1 VSS2 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
P1 VSS3 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
T1 VSS4 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
E2 VSSQ4 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
J2 VSS5 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
B3 VSS6 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
D8 VSSQ5 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
E8 VSSQ6 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
G8 VSS7 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
J8 VSS8 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
A9 VSS9 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
B9 VSSQ7 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
F9 VSSQ8 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
G9 VSSQ9 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
M9 VSS10 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
P9 VSS11 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
T9 VSS12 GND ✅ Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals.
C7 DQSU M_DQS_A_P3 ✅ Upper byte data strobe differential pair (UDQS/UDQS#) correctly connected to M_DQS_A_P3 and M_DQS_A_N3. These strobes are edge-aligned with read data and center-aligned with write data for the second memory device.
B7 /DQSU M_DQS_A_N3 ✅ Upper byte data strobe differential pair (UDQS/UDQS#) correctly connected to M_DQS_A_P3 and M_DQS_A_N3. These strobes are edge-aligned with read data and center-aligned with write data for the second memory device.
D3 DMU M_DM_A3 ✅ Upper byte data mask (UDM) correctly connected to M_DM_A3. This input masks write data for the upper byte of the second memory device.
D7 DQU0 M_DATA_A29 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration.
C3 DQU1 M_DATA_A26 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration.
C8 DQU2 M_DATA_A28 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration.
C2 DQU3 M_DATA_A27 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration.
A7 DQU4 M_DATA_A25 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration.
A2 DQU5 M_DATA_A30 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration.
B8 DQU6 M_DATA_A24 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration.
A3 DQU7 M_DATA_A31 ✅ Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration.
E3 DQL0 M_DATA_A16 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration.
F7 DQL1 M_DATA_A17 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration.
F2 DQL2 M_DATA_A18 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration.
F8 DQL3 M_DATA_A19 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration.
H3 DQL4 M_DATA_A20 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration.
H8 DQL5 M_DATA_A21 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration.
G2 DQL6 M_DATA_A22 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration.
H7 DQL7 M_DATA_A23 ✅ Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration.
E7 DML M_DM_A2 ✅ Lower byte data mask (LDM) correctly connected to M_DM_A2. This input masks write data for the lower byte of the second memory device.
F3 DQSL M_DQS_A_P2 ✅ Lower byte data strobe differential pair (LDQS/LDQS#) correctly connected to M_DQS_A_P2 and M_DQS_A_N2. These strobes are edge-aligned with read data and center-aligned with write data for the second memory device.
G3 /DQSL M_DQS_A_N2 ✅ Lower byte data strobe differential pair (LDQS/LDQS#) correctly connected to M_DQS_A_P2 and M_DQS_A_N2. These strobes are edge-aligned with read data and center-aligned with write data for the second memory device.
H1 VREFDQ SM_VREF_DQ1_A ✅ Reference voltage for data (VREFDQ) correctly connected to SM_VREF_DQ1_A. This voltage is shared with MEM2 and generated by the same resistor divider.
J1 NC1__ODT1_ ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
L1 NC2__/CS1_ ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
J9 NC3__CKE1_ ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
L9 NC4__ZQ1_ ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
M7 NC5 ✅ No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected.
J3 /RAS M_RAS_A_L ✅ Row address strobe (RAS#) correctly connected to M_RAS_A_L. This input is shared with MEM2 as part of the command bus.
J7 CK M_CLK_A_P0 ✅ Differential clock inputs (CK/CK#) correctly connected to M_CLK_A_P0 and M_CLK_A_N0. Clock is shared with MEM2 for synchronous operation of both devices.
K7 /CK M_CLK_A_N0 ✅ Differential clock inputs (CK/CK#) correctly connected to M_CLK_A_P0 and M_CLK_A_N0. Clock is shared with MEM2 for synchronous operation of both devices.
K1 ODT M_ODT_A0 ✅ On-die termination enable (ODT) correctly connected to M_ODT_A0. This input is shared with MEM2 for simultaneous termination control.
K3 /CAS M_CAS_A_L ✅ Column address strobe (CAS#) correctly connected to M_CAS_A_L. This input is shared with MEM2 as part of the command bus.
K9 CKE M_CKE_A0 ✅ Clock enable (CKE) correctly connected to M_CKE_A0. This input is shared with MEM2 for simultaneous power state control.
L2 /CS M_CS_A_L0 ✅ Chip select (CS#) correctly connected to M_CS_A_L0. This input is shared with MEM2 for simultaneous chip selection.
L3 /WE M_WE_A_L ✅ Write enable (WE#) correctly connected to M_WE_A_L. This input is shared with MEM2 as part of the command bus.
L8 ZQ M_ZQ2 ✅ ZQ calibration pin correctly connected to M_ZQ2, which is terminated to GND through R327 (240Ω). Each memory device has its own ZQ calibration resistor.
M2 BA0 M_BS_A0 ✅ Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs are shared with MEM2 for simultaneous bank selection.
N8 BA1 M_BS_A1 ✅ Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs are shared with MEM2 for simultaneous bank selection.
M3 BA2 M_BS_A2 ✅ Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs are shared with MEM2 for simultaneous bank selection.
M8 VREFCA SM_VREF_CA1_A ✅ Reference voltage for control/command/address (VREFCA) correctly connected to SM_VREF_CA1_A. This voltage is shared with MEM2 and generated by the same resistor divider.
N3 A0 M_MA_A0 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
P7 A1 M_MA_A1 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
P3 A2 M_MA_A2 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
N2 A3 M_MA_A3 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
P8 A4 M_MA_A4 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
P2 A5 M_MA_A5 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
R8 A6 M_MA_A6 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
R2 A7 M_MA_A7 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
T8 A8 M_MA_A8 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
R3 A9 M_MA_A9 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
L7 A10_AP_ M_MA_A10 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
R7 A11 M_MA_A11 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
N7 A12_/BC_ M_MA_A12 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
T3 A13 M_MA_A13 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
T7 A14 M_MA_A14 ✅ Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing.
T2 /RESET M_A_RST_L ✅ Active-low reset (RESET#) correctly connected to M_A_RST_L. This signal is shared with MEM2 for simultaneous reset of both devices.
R144 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM ✅ Upper resistor of voltage divider connected to +VDIMM supply. Forms part of VREFCA generation circuit for DDR3 memory.
2 2 SM_VREF_CA1_A ✅ Connected to SM_VREF_CA1_A reference voltage node. See pin 1 analysis.
R326 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Lower resistor of voltage divider connected to GND. Forms part of VREFCA generation circuit for DDR3 memory.
2 2 SM_VREF_CA1_A ✅ Connected to SM_VREF_CA1_A reference voltage node. See pin 1 analysis.
C133 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SM_VREF_CA1_A ✅ Decoupling capacitor for VREFCA reference voltage. Filters high-frequency noise on the SM_VREF_CA1_A net.
2 2 GND ✅ Connected to GND for decoupling. See pin 1 analysis.
C344 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SM_VREF_CA1_A ✅ Additional decoupling capacitor for VREFCA reference voltage. Provides parallel filtering with C133 on the SM_VREF_CA1_A net.
2 2 GND ✅ Connected to GND for decoupling. See pin 1 analysis.
R325 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Lower resistor in VREFDQ voltage divider, connected to ground.
2 2 SM_VREF_DQ1_A ✅ Connected to SM_VREF_DQ1_A reference voltage node.
R310 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM ✅ Upper resistor in VREFDQ voltage divider, connected to +VDIMM supply.
2 2 SM_VREF_DQ1_A ✅ Connected to SM_VREF_DQ1_A reference voltage node.
C124 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SM_VREF_DQ1_A ✅ Decoupling capacitor for VREFDQ, providing AC filtering and stability.
2 2 GND ✅ Ground connection for decoupling capacitor.
C329 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SM_VREF_DQ1_A ✅ Decoupling capacitor for VREFDQ, providing AC filtering and stability.
2 2 GND ✅ Ground connection for decoupling capacitor.
R140 - 110-0001971 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 M_ZQ1 ✅ Connected to M_ZQ1 net, which connects to MEM2 pin L8 (ZQ). This provides the required impedance calibration reference for the DDR3 memory device.
2 2 GND ✅ Connected to GND, providing the ground reference for the ZQ calibration resistor.
R327 - 110-0001971 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 M_ZQ2 ✅ Connected to M_ZQ2 net, which connects to MEM3 pin L8 (ZQ). This provides the required impedance calibration reference for the DDR3 memory device.
2 2 GND ✅ Connected to GND, providing the ground reference for the ZQ calibration resistor.
R353 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 M_A_DRAMRST_L ✅ Connected to M_A_DRAMRST_L, the system reset input signal. This pin receives the reset signal from the memory controller.
2 2 M_A_RST_L ✅ Connected to M_A_RST_L, the local reset net that feeds the /RESET pins of memory devices MEM2 and MEM3.
C374 - 123-0001076 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND. This provides the ground reference for the filter capacitor on the reset line.
2 2 M_A_RST_L ✅ Connected to M_A_RST_L, the reset signal for DDR3 memories. This 10pF capacitor would provide high-frequency filtering on the reset line, but is marked DNI.
C331 - 123-0004462 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 M_CLK_A_N0 ✅ 3.3pF capacitor connected between differential clock lines M_CLK_A_N0 and M_CLK_A_P0, marked DNI.
2 2 M_CLK_A_P0 ✅ 3.3pF capacitor connected between differential clock lines M_CLK_A_N0 and M_CLK_A_P0, marked DNI.
C145 - 123-0004765 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM_VTT ✅ Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground.
2 2 GND ✅ Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground.
C146 - 123-0004765 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM_VTT ✅ Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground.
2 2 GND ✅ Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground.
C369 - 123-0004765 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM_VTT ✅ Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground.
2 2 GND ✅ Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground.
C370 - 123-0004765 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM_VTT ✅ Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground.
2 2 GND ✅ Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground.
FL1 - 3750-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 CH1-IN SD3_CD# ✅ CH1-IN is connected to SD3_CD# (card detect signal from controller). This channel filters the card detect signal before it reaches the SD card connector.
2 CH2-IN SD3_D2 ✅ CH2-IN is connected to SD3_D2 (SD card data line 2 from controller). This channel filters the data signal before it reaches the SD card connector.
3 CH3-IN SD3_D3 ✅ CH3-IN is connected to SD3_D3 (SD card data line 3 from controller). This channel filters the data signal before it reaches the SD card connector.
4 CH4-IN SD3_CMD ✅ CH4-IN is connected to SD3_CMD (SD card command line from controller). This channel filters the command signal before it reaches the SD card connector.
5 CH5-IN SD3_CLK ✅ CH5-IN is connected to SD3_CLK (SD card clock from controller). This channel filters the clock signal before it reaches the SD card connector.
6 CH6-IN SD3_D0 ✅ CH6-IN is connected to SD3_D0 (SD card data line 0 from controller). This channel filters the data signal before it reaches the SD card connector.
7 CH7-IN SD3_D1 ✅ CH7-IN is connected to SD3_D1 (SD card data line 1 from controller). This channel filters the data signal before it reaches the SD card connector.
8 CH8-IN ✅ CH8-IN is not connected. Channel 8 is unused in this design.
9 CH8-OUT ✅ CH8-OUT is not connected. Channel 8 is unused in this design.
10 CH7-OUT SD3_D1_R ✅ CH7-OUT provides the filtered SD3_D1 signal (SD3_D1_R) to the SD card connector.
11 CH6-OUT SD3_D0_R ✅ CH6-OUT provides the filtered SD3_D0 signal (SD3_D0_R) to the SD card connector.
12 CH5-OUT SD3_CLK_R ✅ CH5-OUT provides the filtered SD3_CLK signal (SD3_CLK_R) to the SD card connector.
13 CH4-OUT SD3_CMD_R ✅ CH4-OUT provides the filtered SD3_CMD signal (SD3_CMD_R) to the SD card connector.
14 CH3-OUT SD3_D3_R ✅ CH3-OUT provides the filtered SD3_D3 signal (SD3_D3_R) to the SD card connector.
15 CH2-OUT SD3_D2_R ✅ CH2-OUT provides the filtered SD3_D2 signal (SD3_D2_R) to the SD card connector.
16 CH1-OUT SD3_CD_R ✅ CH1-OUT provides the filtered card detect signal (SD3_CD_R) to the SD card connector.
17 GND_PAD GND ✅ GND_PAD is correctly connected to ground.
P2 - SCHA5B0200 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 DAT2 SD3_D2_R ✅ DAT2 is connected to the filtered SD data line 2 signal (SD3_D2_R) from the controller through FL1.
2 CD/DAT3 SD3_D3_R ✅ CD/DAT3 is connected to the filtered SD data line 3 signal (SD3_D3_R) from the controller through FL1.
3 CMD SD3_CMD_R ✅ CMD is connected to the filtered SD command line signal (SD3_CMD_R) from the controller through FL1.
4 VDD +VCC3 ✅ VDD is connected to +VCC3 power rail with proper decoupling capacitors.
5 CLOCK SD3_CLK_R ✅ CLOCK is connected to the filtered SD clock signal (SD3_CLK_R) from the controller through FL1.
6 VSS GND ✅ VSS is correctly connected to ground.
7 DAT0 SD3_D0_R ✅ DAT0 is connected to the filtered SD data line 0 signal (SD3_D0_R) from the controller through FL1.
8 DAT1 SD3_D1_R ✅ DAT1 is connected to the filtered SD data line 1 signal (SD3_D1_R) from the controller through FL1.
9 GND GND ✅ GND is correctly connected to ground.
10 CD SD3_CD_R ✅ CD is connected to the filtered card detect signal (SD3_CD_R) from the controller through FL1.
11 GND3 FGND-uSD ✅ Frame ground pins are connected to FGND-uSD, which is intentionally separated from signal ground per the design note.
12 GND4 FGND-uSD ✅ Frame ground pins are connected to FGND-uSD, which is intentionally separated from signal ground per the design note.
15 GND7 FGND-uSD ✅ Frame ground pins are connected to FGND-uSD, which is intentionally separated from signal ground per the design note.
16 GND8 FGND-uSD ✅ Frame ground pins are connected to FGND-uSD, which is intentionally separated from signal ground per the design note.
13 GND5 FGND-uSD-Front ✅ Frame ground pins are connected to FGND-uSD-Front, which is intentionally separated from signal ground per the design note.
14 GND6 FGND-uSD-Front ✅ Frame ground pins are connected to FGND-uSD-Front, which is intentionally separated from signal ground per the design note.
U2 - TPD12S016PW ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 CEC_A HDMI_CEC ✅ CEC_A pin correctly connected to HDMI controller side CEC signal (HDMI_CEC).
2 SCL_A HDMI_DDCCLK ✅ SCL_A pin correctly connected to HDMI controller side DDC clock (HDMI_DDCCLK). External pullup R28 is redundant but not incorrect.
3 SDA_A HDMI_DDCDAT ✅ SDA_A pin correctly connected to HDMI controller side DDC data (HDMI_DDCDAT). External pullup R30 is redundant but not incorrect.
4 HPD_A HDMI_HPD ✅ HPD_A pin correctly connected to HDMI controller side hot plug detect signal (HDMI_HPD).
5 LS_OE LS_OE ✅ LS_OE pin correctly connected with 2.2kΩ pullup resistor (R172) to enable level shifters by default.
6 GND1 GND ✅ Ground pins correctly connected to system ground plane.
14 GND2 GND ✅ Ground pins correctly connected to system ground plane.
19 GND3 GND ✅ Ground pins correctly connected to system ground plane.
7 CEC_B C_HDMI_CEC ✅ CEC_B pin correctly connected to HDMI connector CEC signal (C_HDMI_CEC).
8 SCL_B C_HDMI_SCL ✅ SCL_B pin correctly connected to HDMI connector DDC clock signal (C_HDMI_SCL).
9 SDA_B C_HDMI_SDA ✅ SDA_B pin correctly connected to HDMI connector DDC data signal (C_HDMI_SDA).
10 HPD_B C_HDMI_HPD ✅ HPD_B pin correctly connected to HDMI connector hot plug detect signal (C_HDMI_HPD).
11 VCC5V +5VSB ✅ VCC5V pin correctly connected to +5VSB supply with 0.1µF decoupling capacitor (C155).
12 CT_HPD HPD_ENB ✅ CT_HPD pin correctly connected with 2.2kΩ pullup resistor (R171) to enable load switch and HPD by default.
13 5V_OUT +HDMI_CRT_VCC ✅ 5V_OUT pin correctly connected with 4.7µF decoupling capacitor (C157) and ferrite bead (L7) to HDMI connector power pin.
15 CLK- HDMI_OUT_CLK_DN ✅ CLK+/- pins correctly connected to HDMI connector through common mode choke (L14). AC coupling capacitors and termination resistors provide signal conditioning.
16 CLK+ HDMI_OUT_CLK_DP ✅ CLK+/- pins correctly connected to HDMI connector through common mode choke (L14). AC coupling capacitors and termination resistors provide signal conditioning.
17 D0- HDMI_OUT_TX0_DN ✅ D0+/- pins correctly connected to HDMI connector through common mode choke (L15). AC coupling capacitors and termination resistors provide signal conditioning.
18 D0+ HDMI_OUT_TX0_DP ✅ D0+/- pins correctly connected to HDMI connector through common mode choke (L15). AC coupling capacitors and termination resistors provide signal conditioning.
20 D1- HDMI_OUT_TX1_DN ✅ D1+/- pins correctly connected to HDMI connector through common mode choke (L16). AC coupling capacitors and termination resistors provide signal conditioning.
21 D1+ HDMI_OUT_TX1_DP ✅ D1+/- pins correctly connected to HDMI connector through common mode choke (L16). AC coupling capacitors and termination resistors provide signal conditioning.
22 D2- HDMI_OUT_TX2_DN ✅ D2+/- pins correctly connected to HDMI connector through common mode choke (L17). AC coupling capacitors and termination resistors provide signal conditioning.
23 D2+ HDMI_OUT_TX2_DP ✅ D2+/- pins correctly connected to HDMI connector through common mode choke (L17). AC coupling capacitors and termination resistors provide signal conditioning.
24 VCCA +V1P8S ✅ VCCA pin correctly connected to +V1P8S (1.8V) supply with 0.1µF decoupling capacitor (C17).
P1 - 158-0004513 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 HPLG C_HDMI_HPD ✅ HPLG (Hot Plug Detect) is correctly connected to C_HDMI_HPD, which routes through U2 (TPD12S016PW) level shifter to the system HDMI_HPD signal.
2 NC ✅ NC (No Connect) pin has no connection, which is correct for this utility pin that is often unused in HDMI Type D implementations.
3 DAT2+ HDMI_OUT_TX2_DP ✅ DAT2+ is correctly connected to HDMI_OUT_TX2_DP, routed through common mode choke L17 and AC coupling capacitor C406 for proper HDMI differential signaling.
4 DAT2_S GND ✅ DAT2_S (Data2 Shield) is correctly connected to GND for proper shielding of the TMDS Data2 differential pair.
5 DAT2- HDMI_OUT_TX2_DN ✅ DAT2- is correctly connected to HDMI_OUT_TX2_DN, routed through common mode choke L17 and AC coupling capacitor C407 for proper HDMI differential signaling.
6 DAT1+ HDMI_OUT_TX1_DP ✅ DAT1+ is correctly connected to HDMI_OUT_TX1_DP, routed through common mode choke L16 and AC coupling capacitor C404 for proper HDMI differential signaling.
7 DAT1_S GND ✅ DAT1_S (Data1 Shield) is correctly connected to GND for proper shielding of the TMDS Data1 differential pair.
8 DAT1- HDMI_OUT_TX1_DN ✅ DAT1- is correctly connected to HDMI_OUT_TX1_DN, routed through common mode choke L16 and AC coupling capacitor C405 for proper HDMI differential signaling.
9 DAT0+ HDMI_OUT_TX0_DP ✅ DAT0+ is correctly connected to HDMI_OUT_TX0_DP, routed through common mode choke L15 and AC coupling capacitor C402 for proper HDMI differential signaling.
10 DAT0_S GND ✅ DAT0_S (Data0 Shield) is correctly connected to GND for proper shielding of the TMDS Data0 differential pair.
11 DAT0- HDMI_OUT_TX0_DN ✅ DAT0- is correctly connected to HDMI_OUT_TX0_DN, routed through common mode choke L15 and AC coupling capacitor C403 for proper HDMI differential signaling.
12 CLK+ HDMI_OUT_CLK_DP ✅ CLK+ is correctly connected to HDMI_OUT_CLK_DP, routed through common mode choke L14 and AC coupling capacitor C400 for proper HDMI clock signaling.
13 CLK_S GND ✅ CLK_S (Clock Shield) is correctly connected to GND for proper shielding of the TMDS Clock differential pair.
14 CLK- HDMI_OUT_CLK_DN ✅ CLK- is correctly connected to HDMI_OUT_CLK_DN, routed through common mode choke L14 and AC coupling capacitor C401 for proper HDMI clock signaling.
15 CEC C_HDMI_CEC ✅ CEC is correctly connected to C_HDMI_CEC, which routes through U2 (TPD12S016PW) level shifter to the system HDMI_CEC signal.
16 DDC/CEC_GND GND ✅ DDC/CEC_GND is correctly connected to GND, providing the ground reference for DDC and CEC signals.
17 SCL C_HDMI_SCL ✅ SCL is correctly connected to C_HDMI_SCL, which routes through U2 (TPD12S016PW) level shifter to the system HDMI_DDCCLK signal.
18 SDA C_HDMI_SDA ✅ SDA is correctly connected to C_HDMI_SDA, which routes through U2 (TPD12S016PW) level shifter to the system HDMI_DDCDAT signal.
19 +5V D5_0V_HDMI ✅ +5V is correctly connected to D5_0V_HDMI, which is supplied through ferrite bead L7 from +HDMI_CRT_VCC (U2 pin 13 5V_OUT).
20 MTG1 GND_EARTH ✅ MTG1-MTG4 (mounting/shield pins) are correctly connected to GND_EARTH for proper EMI shielding and chassis grounding.
21 MTG2 GND_EARTH ✅ MTG1-MTG4 (mounting/shield pins) are correctly connected to GND_EARTH for proper EMI shielding and chassis grounding.
22 MTG3 GND_EARTH ✅ MTG1-MTG4 (mounting/shield pins) are correctly connected to GND_EARTH for proper EMI shielding and chassis grounding.
23 MTG4 GND_EARTH ✅ MTG1-MTG4 (mounting/shield pins) are correctly connected to GND_EARTH for proper EMI shielding and chassis grounding.
L15 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 IN1 HDMI_TX0_C_DN ✅ Input for negative data channel 0 signal (HDMI_TX0_C_DN), receives AC-coupled signal through C403 and has 619 ohm termination to HDMI_TERM through R805.
3 IN2 HDMI_TX0_C_DP ✅ Input for positive data channel 0 signal (HDMI_TX0_C_DP), receives AC-coupled signal through C402 and has 619 ohm termination to HDMI_TERM through R806.
4 OUT2 HDMI_OUT_TX0_DP ✅ Output for positive data channel 0 signal (HDMI_OUT_TX0_DP), connects to U2 pin 18 (D0+) and P1 pin 9 (DAT0+).
6 OUT1 HDMI_OUT_TX0_DN ✅ Output for negative data channel 0 signal (HDMI_OUT_TX0_DN), connects to U2 pin 17 (D0-) and P1 pin 11 (DAT0-).
L14 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 IN1 HDMI_CLK_C_DN ✅ Input for negative clock signal (HDMI_CLK_C_DN), receives AC-coupled clock signal through C401 and has 619 ohm termination to HDMI_TERM through R808.
3 IN2 HDMI_CLK_C_DP ✅ Input for positive clock signal (HDMI_CLK_C_DP), receives AC-coupled clock signal through C400 and has 619 ohm termination to HDMI_TERM through R807.
4 OUT2 HDMI_OUT_CLK_DP ✅ Output for positive clock signal (HDMI_OUT_CLK_DP), connects to U2 pin 16 (CLK+) and P1 pin 12 (CLK+).
6 OUT1 HDMI_OUT_CLK_DN ✅ Output for negative clock signal (HDMI_OUT_CLK_DN), connects to U2 pin 15 (CLK-) and P1 pin 14 (CLK-).
L17 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 IN1 HDMI_TX2_C_DN ✅ Input for negative data channel 2 signal (HDMI_TX2_C_DN), receives AC-coupled signal through C407 and has 619 ohm termination to HDMI_TERM through R801.
3 IN2 HDMI_TX2_C_DP ✅ Input for positive data channel 2 signal (HDMI_TX2_C_DP), receives AC-coupled signal through C406 and has 619 ohm termination to HDMI_TERM through R802.
4 OUT2 HDMI_OUT_TX2_DP ✅ Output for positive data channel 2 signal (HDMI_OUT_TX2_DP), connects to U2 pin 23 (D2+) and P1 pin 3 (DAT2+).
6 OUT1 HDMI_OUT_TX2_DN ✅ Output for negative data channel 2 signal (HDMI_OUT_TX2_DN), connects to U2 pin 22 (D2-) and P1 pin 5 (DAT2-).
L16 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 IN1 HDMI_TX1_C_DN ✅ Input for negative data channel 1 signal (HDMI_TX1_C_DN), receives AC-coupled signal through C405 and has 619 ohm termination to HDMI_TERM through R803.
3 IN2 HDMI_TX1_C_DP ✅ Input for positive data channel 1 signal (HDMI_TX1_C_DP), receives AC-coupled signal through C404 and has 619 ohm termination to HDMI_TERM through R804.
4 OUT2 HDMI_OUT_TX1_DP ✅ Output for positive data channel 1 signal (HDMI_OUT_TX1_DP), connects to U2 pin 21 (D1+) and P1 pin 6 (DAT1+).
6 OUT1 HDMI_OUT_TX1_DN ✅ Output for negative data channel 1 signal (HDMI_OUT_TX1_DN), connects to U2 pin 20 (D1-) and P1 pin 8 (DAT1-).
C400 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 HDMI_CLK_DP ✅ Connected to HDMI_CLK_DP, the positive clock signal from the HDMI source. This pin serves as the input side of the AC coupling capacitor.
2 2 HDMI_CLK_C_DP ✅ Connected to HDMI_CLK_C_DP, which feeds into the common mode choke L14 and termination resistor R807. This pin serves as the output side of the AC coupling capacitor.
C401 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 HDMI_CLK_DN ✅ Connected to HDMI_CLK_DN, the negative clock signal from the HDMI source. This pin serves as the input side of the AC coupling capacitor.
2 2 HDMI_CLK_C_DN ✅ Connected to HDMI_CLK_C_DN, which feeds into the common mode choke L14 and termination resistor R808. This pin serves as the output side of the AC coupling capacitor.
C402 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 HDMI_TX0_DP ✅ Connected to HDMI_TX0_DP, the positive data signal for HDMI channel 0 from the source. This pin serves as the input side of the AC coupling capacitor.
2 2 HDMI_TX0_C_DP ✅ Connected to HDMI_TX0_C_DP, which feeds into the common mode choke L15 and termination resistor R806. This pin serves as the output side of the AC coupling capacitor.
C403 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 HDMI_TX0_DN ✅ Connected to HDMI_TX0_DN, the negative data signal for HDMI channel 0 from the source. This pin serves as the input side of the AC coupling capacitor.
2 2 HDMI_TX0_C_DN ✅ Connected to HDMI_TX0_C_DN, which feeds into the common mode choke L15 and termination resistor R805. This pin serves as the output side of the AC coupling capacitor.
C404 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 HDMI_TX1_DP ✅ Connected to HDMI_TX1_DP, the positive data signal for HDMI channel 1 from the source. This pin serves as the input side of the AC coupling capacitor.
2 2 HDMI_TX1_C_DP ✅ Connected to HDMI_TX1_C_DP, which feeds into the common mode choke L16 and termination resistor R804. This pin serves as the output side of the AC coupling capacitor.
C405 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 HDMI_TX1_DN ✅ Connected to HDMI_TX1_DN, the negative data signal for HDMI channel 1 from the source. This pin serves as the input side of the AC coupling capacitor.
2 2 HDMI_TX1_C_DN ✅ Connected to HDMI_TX1_C_DN, which feeds into the common mode choke L16 and termination resistor R803. This pin serves as the output side of the AC coupling capacitor.
C406 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 HDMI_TX2_DP ✅ Connected to HDMI_TX2_DP, the positive data signal for HDMI channel 2 from the source. This pin serves as the input side of the AC coupling capacitor.
2 2 HDMI_TX2_C_DP ✅ Connected to HDMI_TX2_C_DP, which feeds into the common mode choke L17 and termination resistor R802. This pin serves as the output side of the AC coupling capacitor.
C407 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 HDMI_TX2_DN ✅ Connected to HDMI_TX2_DN, the negative data signal for HDMI channel 2 from the source. This pin serves as the input side of the AC coupling capacitor.
2 2 HDMI_TX2_C_DN ✅ Connected to HDMI_TX2_C_DN, which feeds into the common mode choke L17 and termination resistor R801. This pin serves as the output side of the AC coupling capacitor.
Q101 - 2N7002K ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN HDMI_TERM ✅ Drain is connected to HDMI_TERM net, which provides DC bias for HDMI differential pair inputs through 619 ohm resistors.
G GATE $15N747 ✅ Gate is connected to +VCC3 through a 0 ohm resistor (R809), providing always-on control when VCC3 is present.
S SOURCE GND ✅ Source is correctly connected to ground, completing the low-side switch configuration.
L7 - BLM18KG221SN1D ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 P1 +HDMI_CRT_VCC ✅ Input terminal of ferrite bead connected to +HDMI_CRT_VCC from U2 pin 13 (5V_OUT). Provides EMI filtering for HDMI connector power supply.
2 P2 D5_0V_HDMI ✅ Output terminal of ferrite bead connected to D5_0V_HDMI which supplies the HDMI connector P1 pin 19 (+5V). Provides filtered power to HDMI connector.
C16 - 123-0004415 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ C16 is a 150pF 1KV capacitor connected between GND (pin 1) and GND_EARTH (pin 2) for EMI/ESD protection. The component is marked DNI (Do Not Install) and is therefore not electrically present in the circuit.
2 2 GND_EARTH ✅ C16 is a 150pF 1KV capacitor connected between GND (pin 1) and GND_EARTH (pin 2) for EMI/ESD protection. The component is marked DNI (Do Not Install) and is therefore not electrically present in the circuit.
C161 - 2267-0004 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ C161 is a 1000pF 3KV capacitor correctly connected between GND (pin 1) and GND_EARTH (pin 2), providing high-frequency coupling and ESD protection between circuit ground and chassis ground for the HDMI interface.
2 2 GND_EARTH ✅ C161 is a 1000pF 3KV capacitor correctly connected between GND (pin 1) and GND_EARTH (pin 2), providing high-frequency coupling and ESD protection between circuit ground and chassis ground for the HDMI interface.
FB13 - 3044-0012 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Input side of ferrite bead connected to +5VSB power rail for filtering.
2 2 +USBVCC ✅ Output side of ferrite bead connected to +USBVCC, providing filtered power for USB circuitry.
U32 - AP2172MPG ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 GND GND ✅ Ground pin correctly connected to GND net.
2 IN +USBVCC ✅ Input power pin correctly connected to +USBVCC with appropriate bypass capacitors.
3 EN1 USB_HOST_EN0 ✅ Enable input for Switch 1 correctly connected through level translator U4 to SOC control signal.
4 EN2 USB_HOST_EN1 ✅ Enable input for Switch 2 correctly connected through level translator U4 to SOC control signal.
5 OC2# SOC_USB_HOST_OC1 ✅ Overcurrent flag output for Switch 2 connected to SOC input. Pull-up resistor likely internal to SOC.
6 OUTB USBP2 ✅ Output for Switch 2 correctly connected through ferrite bead L2 to VBUS2.
7 OUTA USBP1 ✅ Output for Switch 1 correctly connected through ferrite bead L1 to VBUS1.
8 OC1# SOC_USB_HOST_OC0 ✅ Overcurrent flag output for Switch 1 connected to SOC input. Pull-up resistor likely internal to SOC.
9 GND_PAD GND ✅ Exposed pad correctly connected to GND for thermal management.
U4 - NTS0102GT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 B2 USB_HOST_EN0 ✅ B2 pin translates the A2 signal to VCCB voltage level and drives USB_HOST_EN0, which enables output A of the USB power switch U32.
2 GND GND ✅ GND pin is correctly connected to the ground net.
3 VCCA +V1P8A ✅ VCCA pin is correctly connected to +V1P8A, providing the A-side supply voltage of 1.8V for SOC-level signals.
4 A2 SOC_USB_HOST_EN0 ✅ A2 pin receives SOC_USB_HOST_EN0 signal at 1.8V logic level for translation to B-side voltage.
5 A1 SOC_USB_HOST_EN1 ✅ A1 pin receives SOC_USB_HOST_EN1 signal at 1.8V logic level for translation to B-side voltage.
6 OE USB_HOST_BUFF_ENB ✅ OE pin is pulled high to +V1P8A through R116 (10K), enabling the level translator by default.
7 VCCB +USBVCC ✅ VCCB pin is connected to +USBVCC (approximately 5V). This may exceed the part's voltage rating if the device is only rated for 1.2-3.6V on both supplies, but many level translators support asymmetric voltage ranges.
8 B1 USB_HOST_EN1 ✅ B1 pin translates the A1 signal to VCCB voltage level and drives USB_HOST_EN1, which enables output B of the USB power switch U32.
R116 - 110-0001875 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 USB_HOST_BUFF_ENB ✅ Pin 1 connects to USB_HOST_BUFF_ENB, which is the output enable signal for level translator U4.
2 2 +V1P8A ✅ Pin 2 connects to +V1P8A, providing the pull-up voltage for the output enable signal.
C192 - 123-0001056 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 USB3_TXP0 ✅ Connected to USB3_TXP0 from the SOC for AC coupling of the USB3 TX positive signal.
2 2 USB3_TX0P-R ✅ Connected to USB3_TX0P-R going to CHOKE2 for AC coupling of the USB3 TX positive signal.
U29 - TPD4USB30 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 D1+ USB3_TX0P_C ✅ D1+ (pin 1) and NC1 (pin 10) are both connected to USB3_TX0P_C, the positive USB3 TX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance.
10 NC1 USB3_TX0P_C ✅ D1+ (pin 1) and NC1 (pin 10) are both connected to USB3_TX0P_C, the positive USB3 TX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance.
2 D1- USB3_TX0N_C ✅ D1- (pin 2) and NC2 (pin 9) are both connected to USB3_TX0N_C, the negative USB3 TX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance.
9 NC2 USB3_TX0N_C ✅ D1- (pin 2) and NC2 (pin 9) are both connected to USB3_TX0N_C, the negative USB3 TX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance.
3 GND1 GND ✅ GND1 is correctly connected to the ground net for ESD protection reference.
4 D2+ USB3_RX0P_C ✅ D2+ (pin 4) and NC3 (pin 7) are both connected to USB3_RX0P_C, the positive USB3 RX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance.
7 NC3 USB3_RX0P_C ✅ D2+ (pin 4) and NC3 (pin 7) are both connected to USB3_RX0P_C, the positive USB3 RX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance.
5 D2- USB3_RX0N_C ✅ D2- (pin 5) and NC4 (pin 6) are both connected to USB3_RX0N_C, the negative USB3 RX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance.
6 NC4 USB3_RX0N_C ✅ D2- (pin 5) and NC4 (pin 6) are both connected to USB3_RX0N_C, the negative USB3 RX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance.
8 GND2 GND ✅ GND2 is correctly connected to the ground net for ESD protection reference.
CHOKE2 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 IN1 USB3_TX0P-R ✅ IN1 is connected to the positive USB3 TX signal (USB3_TX0P-R) after AC coupling through C192. This is the input for the positive leg of the differential pair.
3 IN2 USB3_TX0N-R ✅ IN2 is connected to the negative USB3 TX signal (USB3_TX0N-R) after AC coupling through C191. This is the input for the negative leg of the differential pair.
4 OUT2 USB3_TX0N_C ✅ OUT2 is connected to the negative USB3 TX signal (USB3_TX0N_C) going to ESD protection U29. This correctly pairs with IN2.
6 OUT1 USB3_TX0P_C ✅ OUT1 is connected to the positive USB3 TX signal (USB3_TX0P_C) going to ESD protection U29. This correctly pairs with IN1.
C191 - 123-0001056 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 USB3_TXN0 ✅ Connected to USB3_TXN0 from the SOC for AC coupling of the USB3 TX negative signal.
2 2 USB3_TX0N-R ✅ Connected to USB3_TX0N-R going to CHOKE2 for AC coupling of the USB3 TX negative signal.
CHOKE1 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 IN1 USB3_RX0N_C ✅ IN1 is connected to the negative USB3 RX signal (USB3_RX0N_C) from ESD protection U29. This is the input for the negative leg of the differential pair.
3 IN2 USB3_RX0P_C ✅ IN2 is connected to the positive USB3 RX signal (USB3_RX0P_C) from ESD protection U29. This is the input for the positive leg of the differential pair.
4 OUT2 USB3_RXP0 ✅ OUT2 is connected to the positive USB3 RX signal (USB3_RXP0) going to the SOC. This correctly pairs with IN2.
6 OUT1 USB3_RXN0 ✅ OUT1 is connected to the negative USB3 RX signal (USB3_RXN0) going to the SOC. This correctly pairs with IN1.
CHOKE4 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 IN1 USB_DN0 ✅ IN1 is connected to USB_DN0, which is the USB D- signal from the SOC. This is the input side of the common mode choke for the negative differential signal.
3 IN2 USB_DP0 ✅ IN2 is connected to USB_DP0, which is the USB D+ signal from the SOC. This is the input side of the common mode choke for the positive differential signal.
4 OUT2 USB_H0 ✅ OUT2 is connected to USB_H0, which routes to the ESD protection device (U9 pin 1) and USB connector (USB1 pin 3). This is the filtered D+ output.
6 OUT1 USB_L0 ✅ OUT1 is connected to USB_L0, which routes to the ESD protection device (U9 pin 2) and USB connector (USB1 pin 2). This is the filtered D- output.
U9 - TPD4S012 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 D+ USB_H0 ✅ D+ pin is connected to USB_H0, providing ESD protection for the USB D+ data line between the common mode choke and the USB connector.
2 D- USB_L0 ✅ D- pin is connected to USB_L0, providing ESD protection for the USB D- data line between the common mode choke and the USB connector.
3 ID ✅ ID pin is left floating (not connected). This is acceptable per the datasheet for applications where the ID pin is not used.
4 GND GND ✅ GND pin is correctly connected to the ground net, providing the reference for ESD protection.
5 NC ✅ NC pin is not connected, which is correct as this pin is not internally connected per the datasheet.
6 VBUS VBUS1 ✅ VBUS pin is connected to VBUS1, providing ESD protection for the USB power line. VBUS1 is supplied through ferrite bead L1 from the power switch and connects to the USB connector.
U8 - TPD4S012 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 D+ USB_H1 ✅ D+ pin provides ESD protection for the USB D+ data line (USB_H1) for port 1.
2 D- USB_L1 ✅ D- pin provides ESD protection for the USB D- data line (USB_L1) for port 1.
3 ID ✅ ID pin is correctly left floating as it is not needed for this USB host port application.
4 GND GND ✅ GND pin is correctly connected to the ground plane.
5 NC ✅ NC pin is correctly left unconnected as specified in the datasheet.
6 VBUS VBUS2 ✅ VBUS pin provides ESD protection for the USB power line (VBUS2) for port 1.
CHOKE3 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 IN1 USB_DN1 ✅ IN1 pin receives USB_DN1 signal, which is the negative differential USB data signal for port 1.
3 IN2 USB_DP1 ✅ IN2 pin receives USB_DP1 signal, which is the positive differential USB data signal for port 1.
4 OUT2 USB_H1 ✅ OUT2 pin outputs the filtered USB_H1 signal (D+) to the ESD protection device U8 and USB connector.
6 OUT1 USB_L1 ✅ OUT1 pin outputs the filtered USB_L1 signal (D-) to the ESD protection device U8 and USB connector.
C103 - 123-0001176 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Ground connection for bulk decoupling capacitor on VBUS2 rail. Correctly connected to GND.
2 2 VBUS2 ✅ Connected to VBUS2, the USB port B power rail. Provides bulk capacitance for USB power output from the AP2172MPG power switch through ferrite bead L2.
USB1 - 258-0004503 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VBUSA VBUS1 ✅ VBUSA provides power to USB port A. Connected to VBUS1 with proper power switching, filtering, and ESD protection.
2 DA- USB_L0 ✅ DA- is the USB 2.0 D- signal for port A. Connected to USB_L0 with common mode filtering and ESD protection.
3 DA+ USB_H0 ✅ DA+ is the USB 2.0 D+ signal for port A. Connected to USB_H0 with common mode filtering and ESD protection.
4 GNDA GND ✅ GNDA is the ground connection for USB port A, correctly connected to system ground.
5 SSRX- USB3_RX0N_C ✅ SSRX- is the USB 3.0 SuperSpeed receive negative signal. Connected to USB3_RX0N_C with common mode filtering and ESD protection.
6 SSRX+ USB3_RX0P_C ✅ SSRX+ is the USB 3.0 SuperSpeed receive positive signal. Connected to USB3_RX0P_C with common mode filtering and ESD protection.
7 GND_DRAIN GND ✅ GND_DRAIN is a ground drain connection, correctly connected to system ground.
8 SSTX- USB3_TX0N_C ✅ SSTX- is the USB 3.0 SuperSpeed transmit negative signal. Connected to USB3_TX0N_C with AC coupling, common mode filtering, and ESD protection.
9 SSTX+ USB3_TX0P_C ✅ SSTX+ is the USB 3.0 SuperSpeed transmit positive signal. Connected to USB3_TX0P_C with AC coupling, common mode filtering, and ESD protection.
10 VBUSB VBUS2 ✅ VBUSB provides power to USB port B. Connected to VBUS2 with proper power switching, filtering, and ESD protection.
11 DB- USB_L1 ✅ DB- is the USB 2.0 D- signal for port B. Connected to USB_L1 with common mode filtering and ESD protection.
12 DB+ USB_H1 ✅ DB+ is the USB 2.0 D+ signal for port B. Connected to USB_H1 with common mode filtering and ESD protection.
13 GNDB GND ✅ GNDB is the ground connection for USB port B, correctly connected to system ground.
MH1 SHIELD1 GND_EARTH ✅ Shield pins are connected to GND_EARTH for EMI/ESD protection. An optional high-voltage capacitor C211 (DNI) provides isolation from main ground.
MH2 SHIELD2 GND_EARTH ✅ Shield pins are connected to GND_EARTH for EMI/ESD protection. An optional high-voltage capacitor C211 (DNI) provides isolation from main ground.
MH3 SHIELD3 GND_EARTH ✅ Shield pins are connected to GND_EARTH for EMI/ESD protection. An optional high-voltage capacitor C211 (DNI) provides isolation from main ground.
MH4 SHIELD4 GND_EARTH ✅ Shield pins are connected to GND_EARTH for EMI/ESD protection. An optional high-voltage capacitor C211 (DNI) provides isolation from main ground.
J10 - 158-0004534 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
2 2 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
13 13 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
14 14 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
25 25 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
26 26 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
37 37 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
38 38 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
49 49 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
50 50 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
59 59 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
60 60 GND ✅ Ground pins distributed throughout the connector for signal integrity and return path.
3 3 mSATA_TX_P ✅ mSATA transmit differential pair signals.
5 5 mSATA_TX_N ✅ mSATA transmit differential pair signals.
4 4 mSATA_RX_P ✅ mSATA receive differential pair signals.
6 6 mSATA_RX_N ✅ mSATA receive differential pair signals.
7 7 +5VSB ✅ Power supply pins providing +5VSB (5V standby power).
8 8 +5VSB ✅ Power supply pins providing +5VSB (5V standby power).
19 19 +5VSB ✅ Power supply pins providing +5VSB (5V standby power).
20 20 +5VSB ✅ Power supply pins providing +5VSB (5V standby power).
31 31 +5VSB ✅ Power supply pins providing +5VSB (5V standby power).
32 32 +5VSB ✅ Power supply pins providing +5VSB (5V standby power).
43 43 +5VSB ✅ Power supply pins providing +5VSB (5V standby power).
44 44 +5VSB ✅ Power supply pins providing +5VSB (5V standby power).
9 9 mPCIE_REFCLK_P ✅ mPCIE reference clock differential pair signals with test points.
11 11 mPCIE_REFCLK_N ✅ mPCIE reference clock differential pair signals with test points.
10 10 USB_HOST_DP ✅ USB host differential pair signals.
12 12 USB_HOST_DN ✅ USB host differential pair signals.
15 15 mPCIE_TX_P ✅ mPCIE transmit differential pair signals with test points.
17 17 mPCIE_TX_N ✅ mPCIE transmit differential pair signals with test points.
16 16 mPCIE_RX_N ✅ mPCIE receive differential pair signals with intentional polarity inversion for routing ease.
18 18 mPCIE_RX_P ✅ mPCIE receive differential pair signals with intentional polarity inversion for routing ease.
21 21 I2C6_SCL ✅ I2C bus signals with 10K pull-up resistors to +V1P8S.
23 23 I2C6_SDA ✅ I2C bus signals with 10K pull-up resistors to +V1P8S.
22 22 mPCIE_WAKEB ✅ mPCIE wake signal (active low).
24 24 mPCIe_CLKREQ3_B ✅ mPCIE clock request signal (active low).
27 27 EXP_GPIO1 ✅ Expansion GPIO signals.
28 28 EXP_GPIO3 ✅ Expansion GPIO signals.
29 29 EXP_GPIO2 ✅ Expansion GPIO signals.
30 30 EXP_GPIO4 ✅ Expansion GPIO signals.
33 33 XDP_H_OBSDATA_A1 ✅ XDP observation data signals for debug interface.
34 34 XDP_H_OBSDATA_A0 ✅ XDP observation data signals for debug interface.
35 35 XDP_H_OBSDATA_A2 ✅ XDP observation data signals for debug interface.
36 36 XDP_H_OBSDATA_A3 ✅ XDP observation data signals for debug interface.
39 39 XDP_H_PRDYB ✅ XDP probe ready signal (active low).
40 40 XDP_H_PREQB_PB ✅ XDP probe request signal (active low) with buffer and pull-up.
41 41 HOOK0 ✅ HOOK0 signal connected to PMC_RSMRST through 1K resistor.
42 42 HOOK1 ✅ HOOK1 signal connected to FP_PWRBTN through 0-ohm resistor, with DNI pull-down.
45 45 HOOK2 ✅ HOOK2 signal connected to PMC_CORE_PWROK through 1K resistor.
46 46 PMC_RSTBTN ✅ PMC reset button signal with filtering capacitor and pull-up resistor.
47 47 HOOK6 ✅ HOOK6 signal connected to PMC_PLTRST_R_V1P8 through 1K resistor.
48 48 ILB_RTC_TESTB ✅ ILB RTC test signal (active low) with filtering capacitor and pull-up resistor.
51 51 HOOK4 ✅ HOOK4 signal connected to +3VSB through 0-ohm resistor.
52 52 XDP_H_TRSTB ✅ XDP test reset signal (active low) for JTAG interface.
53 53 HOOK5 ✅ HOOK5 signal connected to +V1P8S through 0-ohm resistor.
54 54 XDP_H_TCK ✅ XDP test clock signal for JTAG interface.
55 55 +V1P8A ✅ 1.8V power supply pin.
56 56 XDP_H_TMS ✅ XDP test mode select signal for JTAG interface.
57 57 XDP_H_TDO ✅ XDP test data out signal with 51-ohm pull-up resistor.
58 58 XDP_H_TDI ✅ XDP test data in signal for JTAG interface.
R21 - 110-0002078 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8A ✅ 51 ohm resistor configured as a pull-up between +V1P8A (pin 1) and XDP_H_TDO (pin 2). While this is an unusually low value for a pull-up resistor, it appears to be intentional for the XDP debug interface.
2 2 XDP_H_TDO ✅ 51 ohm resistor configured as a pull-up between +V1P8A (pin 1) and XDP_H_TDO (pin 2). While this is an unusually low value for a pull-up resistor, it appears to be intentional for the XDP debug interface.
C5 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND, providing the ground reference for the bypass capacitor.
2 2 +V1P8A ✅ Connected to +V1P8A, providing bypass capacitance for the power rail and specifically for U1's VCC pin.
U1 - SN74AUP1G34 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 NC ✅ NC (No Connect) pin is correctly left unconnected as specified in the datasheet.
2 A XDP_H_PREQB_PB ✅ Input pin A is correctly connected to XDP_H_PREQB_PB with a 200 ohm pull-up resistor (R3) to +V1P8A for signal conditioning.
3 GND GND ✅ Ground pin is correctly connected to the GND net.
4 Y XDP_H_PREQB ✅ Output pin Y is correctly connected to net XDP_H_PREQB, providing a buffered version of the input signal.
5 VCC +V1P8A ✅ VCC pin is correctly connected to +V1P8A (1.8V) with proper bypass capacitor C5.
R3 - 110-0001954 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 XDP_H_PREQB_PB ✅ Connected to XDP_H_PREQB_PB (input to buffer U1), forming part of a pull-up network.
2 2 +V1P8A ✅ Connected to +V1P8A power rail, completing the pull-up resistor configuration.
R13 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 I2C6_SCL ✅ Connected to I2C6_SCL signal line, providing pull-up functionality for the I2C clock line.
2 2 +V1P8S ✅ Connected to +V1P8S power rail, providing the pull-up voltage for the I2C clock line.
R14 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 I2C6_SDA ✅ Connected to I2C6_SDA signal line, providing pull-up functionality for the I2C data line.
2 2 +V1P8S ✅ Connected to +V1P8S power rail, providing the pull-up voltage for the I2C data line.
C1 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 PMC_RSTBTN ✅ Connected to PMC_RSTBTN signal for filtering and debouncing. Forms an RC filter with R6 to provide noise immunity and button debouncing.
2 2 GND ✅ Connected to GND, providing the AC ground reference for the filtering capacitor. This is the correct connection for a bypass/filtering capacitor.
R6 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 PMC_RSTBTN ✅ Connected to PMC_RSTBTN signal, which is the reset button input from connector J10 pin 46. This pin forms one side of the pull-up resistor.
2 2 +V1P8S ✅ Connected to +V1P8S (1.8V standby rail), providing the pull-up voltage for the PMC_RSTBTN signal. This is the correct voltage rail for this function.
R7 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 ILB_RTC_TESTB ✅ Connected to ILB_RTC_TESTB signal, forming the output side of a pull-up resistor network with RC filtering.
2 2 +RTCVCC ✅ Connected to +RTCVCC power rail, providing the pull-up voltage source for the ILB_RTC_TESTB signal.
C2 - 123-0001066 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND, providing the ground reference for the RC filter network on ILB_RTC_TESTB.
2 2 ILB_RTC_TESTB ✅ Connected to ILB_RTC_TESTB signal, forming an RC filter with R7 for signal conditioning and timing.
R20 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8S ✅ Connected to +V1P8S power rail. This pin serves as the input side of a 0 ohm jumper resistor.
2 2 HOOK5 ✅ Connected to HOOK5 which routes to expansion connector J10 pin 53. This pin serves as the output side of the 0 ohm jumper.
R17 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 PMC_PLTRST_R_V1P8 ✅ Connected to PMC_PLTRST_R_V1P8 signal. This pin serves as the input side of a series resistor providing signal conditioning.
2 2 HOOK6 ✅ Connected to HOOK6 which routes to expansion connector J10 pin 47. This pin serves as the output side of the series resistor.
R5 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 HOOK1 ✅ Connected to HOOK1 which routes to expansion connector J10 pin 42. This pin serves as one side of a 0 ohm jumper resistor.
2 2 FP_PWRBTN ✅ Connected to FP_PWRBTN signal. This pin serves as the other side of the 0 ohm jumper, routing the front panel power button signal.
R16 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 PMC_CORE_PWROK ✅ Connected to PMC_CORE_PWROK signal. This pin serves as the input side of a series resistor providing signal conditioning.
2 2 HOOK2 ✅ Connected to HOOK2 which routes to expansion connector J10 pin 45. This pin serves as the output side of the series resistor.
R15 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 PMC_RSMRST ✅ Connected to PMC_RSMRST signal. This pin serves as the input side of a series resistor providing signal conditioning.
2 2 HOOK0 ✅ Connected to HOOK0 which routes to expansion connector J10 pin 41. This pin serves as the output side of the series resistor.
R18 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB ✅ Connected to +3VSB power rail. This pin serves as the input side of a 0 ohm jumper resistor.
2 2 HOOK4 ✅ Connected to HOOK4 which routes to expansion connector J10 pin 51. This pin serves as the output side of the 0 ohm jumper.
U42 - WGI210AT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 LAN_PWR_GOOD $18N3538 ✅ LAN_PWR_GOOD output is pulled high through R828 (10K) to +3VSB_LAN, indicating power good status.
2 NC_SI_CLK_IN $18N3372 ✅ NC_SI_CLK_IN is terminated to ground through R837 (1K), appropriate for an unused serial interface clock input.
3 NC_SI_CRS_DV $18N3374 ✅ NC_SI_CRS_DV is terminated to ground through R838 (1K), appropriate for an unused serial interface signal.
4 JTAG_TDO ✅ JTAG_TDO is left unconnected, which is acceptable if JTAG debugging is not used.
5 NC_SI_RXD1 $18N3305 ✅ NC_SI_RXD1 is pulled high through R826 (10K) to +3VSB_LAN, appropriate for an unused serial interface input.
6 NC_SI_RXD0 $18N3303 ✅ NC_SI_RXD0 is pulled high through R825 (10K) to +3VSB_LAN, appropriate for an unused serial interface input.
7 NC_SI_TX_EN $18N3376 ✅ NC_SI_TX_EN is terminated to ground through R839 (1K), appropriate for an unused serial interface signal.
8 NC_SI_TXD1 $18N3301 ✅ NC_SI_TXD1 is pulled high through R824 (10K) to +3VSB_LAN, appropriate for an unused serial interface signal.
9 NC_SI_TXD0 $18N3299 ✅ NC_SI_TXD0 is pulled high through R823 (10K) to +3VSB_LAN, appropriate for an unused serial interface signal.
10 VDD3P3_10 +3VSB_LAN ✅ VDD3P3_10 is correctly connected to +3VSB_LAN power rail with appropriate decoupling capacitors.
11 VDD0P9_11 +0V9_LAN ✅ VDD0P9_11 is correctly connected to +0V9_LAN power rail with appropriate decoupling capacitors.
12 NVM_SI $18N2399 ✅ NVM_SI (SPI MOSI) is correctly connected to flash memory U43 pin 5 through series resistor R832 (33.2Ω).
13 NVM_SK $18N2397 ✅ NVM_SK (SPI clock) is correctly connected to flash memory U43 pin 6 through series resistor R834 (33.2Ω).
14 NVM_SO $18N3554 ✅ NVM_SO (SPI MISO) is correctly connected to flash memory U43 pin 2 through series resistor R833 (33.2Ω).
15 NVM_CS_N $18N2395 ✅ NVM_CS_N (SPI chip select) is correctly connected to flash memory U43 pin 1 through series resistor R835 (33.2Ω).
16 PE_WAKE_N PMC_PCIE_WAKE ✅ PE_WAKE_N is connected to PMC_PCIE_WAKE signal for PCIe wake functionality.
17 PE_RST_N PMC_PLTRST_L ✅ PE_RST_N is connected to PMC_PLTRST_L signal for PCIe reset functionality.
18 JTAG_TMS $18N3293 ✅ JTAG_TMS is pulled high through R820 (10K) to +3VSB_LAN, which is appropriate for JTAG Test Mode Select.
19 JTAG_CLK $18N3295 ✅ JTAG_CLK is pulled high through R821 (10K) to +3VSB_LAN, which is appropriate for JTAG clock.
20 PE_TXN PCIE_C_RXP2 ✅ PE_TXN and PE_TXP are intentionally inverted (swapped polarity) as indicated by schematic note. PE_TXN connects to PCIE_C_RXP2 and PE_TXP connects to PCIE_C_RXN2 through AC coupling capacitors.
21 PE_TXP PCIE_C_RXN2 ✅ PE_TXN and PE_TXP are intentionally inverted (swapped polarity) as indicated by schematic note. PE_TXN connects to PCIE_C_RXP2 and PE_TXP connects to PCIE_C_RXN2 through AC coupling capacitors.
22 NC/INTVCC ✅ NC/INTVCC pin has no net connection, which is acceptable if this is an internal voltage or not-connected pin.
23 PE_RXN PCIE_C_TXP2 ✅ PE_RXN and PE_RXP are intentionally inverted (swapped polarity) as indicated by schematic note. PE_RXN connects to PCIE_C_TXP2 and PE_RXP connects to PCIE_C_TXN2 through AC coupling capacitors.
24 PE_RXP PCIE_C_TXN2 ✅ PE_RXN and PE_RXP are intentionally inverted (swapped polarity) as indicated by schematic note. PE_RXN connects to PCIE_C_TXP2 and PE_RXP connects to PCIE_C_TXN2 through AC coupling capacitors.
25 PECLK_N PCIE_CLK-N2 ✅ PECLK_N is connected to PCIE_CLK-N2 for PCIe reference clock negative signal.
26 PECLK_P PCIE_CLK-P2 ✅ PECLK_P is connected to PCIE_CLK-P2 for PCIe reference clock positive signal.
27 VDD3P3_27 +3VSB_LAN ✅ VDD3P3_27 is correctly connected to +3VSB_LAN power rail.
28 DEV_OFF_N $18N3540 ✅ DEV_OFF_N is pulled high through R827 (10K) to +3VSB_LAN, keeping the device enabled.
29 JTAG_TDI $18N3297 ✅ JTAG_TDI is pulled high through R822 (10K) to +3VSB_LAN, which is appropriate for JTAG Test Data In.
30 LED1 LAN-LED1 ✅ LED1 output drives LINK-LED-N through R843 (301Ω) current limiting resistor to J11 LED1_C cathode.
31 LED0 LAN-LED0 ✅ LED0 output is connected directly to J11 pin 11 (LED2_AC1) for LED control.
32 VDD0P9_32 +0V9_LAN ✅ VDD0P9_32 is correctly connected to +0V9_LAN power rail.
33 LED2 LAN-LED2 ✅ LED2 output drives 1G-LED-N through R844 (301Ω) current limiting resistor to J11 LED2_AD1.
34 SMB_CLK LAN-SMB-CLK ✅ SMB_CLK is connected to LAN-SMB-CLK for SMBus clock functionality.
35 SMB_ALRT_N LAN-SMB-ALERT# ✅ SMB_ALRT_N is connected to LAN-SMB-ALERT# for SMBus alert functionality.
36 SMB_DATA LAN-SMB-DATA ✅ SMB_DATA is connected to LAN-SMB-DATA for SMBus data functionality.
37 CBOT $18N2590 ✅ CBOT and CTOP are connected through C425 (0.039uF) forming an oscillator or PLL capacitor network.
40 CTOP $18N2588 ✅ CBOT and CTOP are connected through C425 (0.039uF) forming an oscillator or PLL capacitor network.
38 VDD0P9_OUT +0V9_LAN ✅ VDD0P9_OUT is connected to +0V9_LAN, suggesting this is an internal regulator output that should be connected to the external 0.9V supply.
39 VDD1P5_OUT +1V5_LAN ✅ VDD1P5_OUT is connected to +1V5_LAN, suggesting this is an internal regulator output that should be connected to the external 1.5V supply.
41 VDD3P3_41 +3VSB_LAN ✅ VDD3P3_41 is correctly connected to +3VSB_LAN power rail.
42 VDD0P9_42 +0V9_LAN ✅ VDD0P9_42 is correctly connected to +0V9_LAN power rail.
43 NC_SI_ARB_IN ✅ NC_SI_ARB_IN is left unconnected, which is acceptable for an unused serial interface pin.
44 NC_SI_ARB_OUT ✅ NC_SI_ARB_OUT is left unconnected, which is acceptable for an unused serial interface output pin.
45 XTAL2 LAN_XTAL2 ✅ XTAL2 is correctly connected to 25MHz crystal X1 pin 1 with 27pF load capacitor C253.
46 XTAL1 LAN_XTAL1 ✅ XTAL1 is correctly connected to 25MHz crystal X1 pin 3 with 27pF load capacitor C252.
47 VDD1P5_47 +1V5_LAN ✅ VDD1P5_47 is correctly connected to +1V5_LAN power rail with appropriate decoupling capacitors.
48 RSET LAN_RSET ✅ RSET is correctly connected to GND through R836 (4.99K) for setting internal reference current.
49 MDI_MINUS3/SER_N MDI_N3 ✅ MDI_MINUS3/SER_N is correctly connected to RJ45 connector J11 pin 10 (MD4-) for Ethernet MDI pair 3 negative.
50 MDI_PLUS3/SER_P MDI_P3 ✅ MDI_PLUS3/SER_P is correctly connected to RJ45 connector J11 pin 9 (MD4+) for Ethernet MDI pair 3 positive.
51 VDD3P3_51 +3VSB_LAN ✅ VDD3P3_51 is correctly connected to +3VSB_LAN power rail.
52 MDI_MINUS2/SET_N MDI_N2 ✅ MDI_MINUS2/SET_N is correctly connected to RJ45 connector J11 pin 8 (MD3-) for Ethernet MDI pair 2 negative.
53 MDI_PLUS2 MDI_P2 ✅ MDI_PLUS2 is correctly connected to RJ45 connector J11 pin 7 (MD3+) for Ethernet MDI pair 2 positive.
54 MDI_MINUS1/SRDS_SIG_DET MDI_N1 ✅ MDI_MINUS1/SRDS_SIG_DET is correctly connected to RJ45 connector J11 pin 4 (MD2-) for Ethernet MDI pair 1 negative.
55 MDI_PLUS1/SFP_I2C_CLK MDI_P1 ✅ MDI_PLUS1/SFP_I2C_CLK is correctly connected to RJ45 connector J11 pin 3 (MD2+) for Ethernet MDI pair 1 positive.
56 VDD1P5_56 +1V5_LAN ✅ VDD1P5_56 is correctly connected to +1V5_LAN power rail.
57 MDI_MINUS0/SFP_I2C_DATA MDI_N0 ✅ MDI_MINUS0/SFP_I2C_DATA is correctly connected to RJ45 connector J11 pin 2 (MD1-) for Ethernet MDI pair 0 negative.
58 MDI_PLUS0/NC MDI_P0 ✅ MDI_PLUS0/NC is correctly connected to RJ45 connector J11 pin 1 (MD1+) for Ethernet MDI pair 0 positive.
59 VDD0P9_59 +0V9_LAN ✅ VDD0P9_59 is correctly connected to +0V9_LAN power rail.
60 SDP3 ✅ SDP3 is left unconnected, which is acceptable for an unused software-defined pin.
61 SDP1/PCIE_DIS ✅ SDP1/PCIE_DIS is left unconnected, which is acceptable for an unused software-defined pin.
62 SDP2 ✅ SDP2 is left unconnected, which is acceptable for an unused software-defined pin.
63 SDP0 ✅ SDP0 is left unconnected, which is acceptable for an unused software-defined pin.
64 VDD3P3_64 +3VSB_LAN ✅ VDD3P3_64 is correctly connected to +3VSB_LAN power rail.
65 GND_PAD GND ✅ GND_PAD is correctly connected to GND for thermal and electrical grounding.
R831 - 10.0KΩ ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ Pull-up resistor correctly connected to ensure HOLD# is deasserted (high) for normal flash operation, following datasheet recommendations.
2 2 $18N3659 ✅ Pull-up resistor correctly connected to ensure HOLD# is deasserted (high) for normal flash operation, following datasheet recommendations.
R835 - 33.2Ω ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N2439 ✅ Series resistor correctly placed between the Ethernet controller's NVM_CS_N output and the flash memory's CS# input for signal integrity.
2 2 $18N2395 ✅ Series resistor correctly placed between the Ethernet controller's NVM_CS_N output and the flash memory's CS# input for signal integrity.
R832 - 33.2Ω ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N2435 ✅ Series resistor correctly placed between the Ethernet controller's NVM_SI output and the flash memory's SI input for signal integrity.
2 2 $18N2399 ✅ Series resistor correctly placed between the Ethernet controller's NVM_SI output and the flash memory's SI input for signal integrity.
R830 - 10.0KΩ ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ Pull-up resistor correctly connected to ensure WP# is deasserted (high) for normal flash operation, following datasheet recommendations.
2 2 $18N3609 ✅ Pull-up resistor correctly connected to ensure WP# is deasserted (high) for normal flash operation, following datasheet recommendations.
R833 - 33.2Ω ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N3554 ✅ Series resistor correctly placed between the flash memory's SO output and the Ethernet controller's NVM_SO input for signal integrity.
2 2 $18N3552 ✅ Series resistor correctly placed between the flash memory's SO output and the Ethernet controller's NVM_SO input for signal integrity.
R834 - 33.2Ω ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N2437 ✅ Series resistor correctly placed between the Ethernet controller's NVM_SK output and the flash memory's SCK input for signal integrity.
2 2 $18N2397 ✅ Series resistor correctly placed between the Ethernet controller's NVM_SK output and the flash memory's SCK input for signal integrity.
U43 - AT25DF081A-SSH ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 CS# $18N2439 ✅ CS# (Chip Select) is correctly connected to the Ethernet controller U42 through series resistor R835.
2 SO $18N3552 ✅ SO (Serial Output) is correctly connected to the Ethernet controller U42 through series resistor R833.
3 WP# $18N3609 ✅ WP# (Write Protect) is correctly pulled up to +3VSB_LAN through R830 (10KΩ), following datasheet recommendations.
4 GND GND ✅ GND is correctly connected to the ground plane.
5 SI $18N2435 ✅ SI (Serial Input) is correctly connected to the Ethernet controller U42 through series resistor R832, with an optional weak pull-up R848.
6 SCK $18N2437 ✅ SCK (Serial Clock) is correctly connected to the Ethernet controller U42 through series resistor R834.
7 HOLD# $18N3659 ✅ HOLD# is correctly pulled up to +3VSB_LAN through R831 (10KΩ), following datasheet recommendations.
8 VCC +3VSB_LAN ✅ VCC is correctly connected to +3VSB_LAN, which provides 3.3V power within the specified 2.7V to 3.6V range.
R843 - 1120-0203 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 LAN-LED1 ✅ Current limiting resistor for LED1 indicator. Connects the Ethernet controller's LED1 output to the LED cathode in the RJ45 connector, limiting current to approximately 4.3mA.
2 2 LINK-LED-N ✅ Current limiting resistor for LED1 indicator. Connects the Ethernet controller's LED1 output to the LED cathode in the RJ45 connector, limiting current to approximately 4.3mA.
R844 - 1120-0203 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 LAN-LED2 ✅ Current limiting resistor for LED2 indicator. Connects the Ethernet controller's LED2 output to one terminal of the bi-color LED in the RJ45 connector, limiting current to approximately 4.3mA.
2 2 1G-LED-N ✅ Current limiting resistor for LED2 indicator. Connects the Ethernet controller's LED2 output to one terminal of the bi-color LED in the RJ45 connector, limiting current to approximately 4.3mA.
C429 - 2220-0039 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 LINK-LED-N ✅ EMI filter capacitor on the LINK-LED-N signal. Provides high-frequency noise suppression without significantly affecting LED operation.
2 2 GND ✅ EMI filter capacitor on the LINK-LED-N signal. Provides high-frequency noise suppression without significantly affecting LED operation.
C430 - 2220-0039 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 1G-LED-N ✅ EMI filter capacitor on the 1G-LED-N signal. Provides high-frequency noise suppression without significantly affecting LED operation.
2 2 GND ✅ EMI filter capacitor on the 1G-LED-N signal. Provides high-frequency noise suppression without significantly affecting LED operation.
C431 - 2220-0039 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 LAN-LED0 ✅ EMI filter capacitor on the LAN-LED0 signal. Provides high-frequency noise suppression without significantly affecting LED operation.
2 2 GND ✅ EMI filter capacitor on the LAN-LED0 signal. Provides high-frequency noise suppression without significantly affecting LED operation.
J11 - 3362-0042 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 MD1+ MDI_P0 ✅ MDI pair 0 differential signals (MD1+/MD1-) correctly connected to WGI210AT MDI_PLUS0/MDI_MINUS0 pins for Ethernet PHY interface.
2 MD1- MDI_N0 ✅ MDI pair 0 differential signals (MD1+/MD1-) correctly connected to WGI210AT MDI_PLUS0/MDI_MINUS0 pins for Ethernet PHY interface.
3 MD2+ MDI_P1 ✅ MDI pair 1 differential signals (MD2+/MD2-) correctly connected to WGI210AT MDI_PLUS1/MDI_MINUS1 pins for Ethernet PHY interface.
4 MD2- MDI_N1 ✅ MDI pair 1 differential signals (MD2+/MD2-) correctly connected to WGI210AT MDI_PLUS1/MDI_MINUS1 pins for Ethernet PHY interface.
5 CT1 $18N3856 ✅ Center tap pins (CT1/CT2) correctly connected to common bypass network with 0.1uF, 0.1uF, and 1.0uF capacitors to ground for common-mode noise filtering.
6 CT2 $18N3856 ✅ Center tap pins (CT1/CT2) correctly connected to common bypass network with 0.1uF, 0.1uF, and 1.0uF capacitors to ground for common-mode noise filtering.
7 MD3+ MDI_P2 ✅ MDI pair 2 differential signals (MD3+/MD3-) correctly connected to WGI210AT MDI_PLUS2/MDI_MINUS2 pins for Ethernet PHY interface.
8 MD3- MDI_N2 ✅ MDI pair 2 differential signals (MD3+/MD3-) correctly connected to WGI210AT MDI_PLUS2/MDI_MINUS2 pins for Ethernet PHY interface.
9 MD4+ MDI_P3 ✅ MDI pair 3 differential signals (MD4+/MD4-) correctly connected to WGI210AT MDI_PLUS3/MDI_MINUS3 pins for Ethernet PHY interface.
10 MD4- MDI_N3 ✅ MDI pair 3 differential signals (MD4+/MD4-) correctly connected to WGI210AT MDI_PLUS3/MDI_MINUS3 pins for Ethernet PHY interface.
11 LED2_AC1 LAN-LED0 ✅ LED2_AC1 connected directly to U42 LED0 output, forming one side of a bi-color LED driven between LED0 and LED2 with current limiting through R844.
12 LED2_AD1 1G-LED-N ✅ LED2_AD1 connected through 301 ohm current limiting resistor R844 to U42 LED2 output, forming the other side of the bi-color LED circuit.
13 LED1_C LINK-LED-N ✅ LED1_C (cathode) connected through 301 ohm current limiting resistor R843 to U42 LED1 output, with LED1_A (anode) connected to +3VSB_LAN power supply.
14 LED1_A +3VSB_LAN ✅ LED1_A (anode) correctly connected to +3VSB_LAN power supply to provide power for LED1 indicator.
15 SHLD1 GND_EARTH ✅ Shield pins correctly connected to GND_EARTH for ESD protection and EMI shielding, with optional 8200pF capacitor C233 (DNI) between GND and GND_EARTH for additional conducted immunity.
16 SHLD2 GND_EARTH ✅ Shield pins correctly connected to GND_EARTH for ESD protection and EMI shielding, with optional 8200pF capacitor C233 (DNI) between GND and GND_EARTH for additional conducted immunity.
C252 - 123-0001107 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 LAN_XTAL1 ✅ Load capacitor connected to XTAL1 pin of U42 Ethernet controller.
2 2 GND ✅ Load capacitor ground connection.
C253 - 123-0001107 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 LAN_XTAL2 ✅ Load capacitor connected to XTAL2 pin of U42 Ethernet controller.
2 2 GND ✅ Load capacitor ground connection.
X1 - 145-0004792 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 LAN_XTAL2 ✅ Crystal terminal connected to XTAL2 of U42 (WGI210AT Ethernet controller) and load capacitor C253.
2 2 GND ✅ Ground connection for crystal shielding.
3 3 LAN_XTAL1 ✅ Crystal terminal connected to XTAL1 of U42 (WGI210AT Ethernet controller) and load capacitor C252.
4 4 GND ✅ Ground connection for crystal shielding.
R836 - 1120-0018 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ R836 is a 4.99K precision resistor connecting the RSET pin (pin 48) of U42 (WGI210AT Ethernet controller) to ground. This sets internal reference currents for the Ethernet controller.
2 2 LAN_RSET ✅ R836 is a 4.99K precision resistor connecting the RSET pin (pin 48) of U42 (WGI210AT Ethernet controller) to ground. This sets internal reference currents for the Ethernet controller.
R827 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ Pull-up resistor connecting DEV_OFF_N to +3VSB_LAN, keeping the LAN controller enabled by default.
2 2 $18N3540 ✅ Pull-up resistor connecting DEV_OFF_N to +3VSB_LAN, keeping the LAN controller enabled by default.
R828 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ Pull-up resistor connecting LAN_PWR_GOOD to +3VSB_LAN.
2 2 $18N3538 ✅ Pull-up resistor connecting LAN_PWR_GOOD to +3VSB_LAN.
R820 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ 10K pull-up resistor connecting JTAG_TMS signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven.
2 2 $18N3293 ✅ 10K pull-up resistor connecting JTAG_TMS signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven.
R821 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ 10K pull-up resistor connecting JTAG_CLK signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven.
2 2 $18N3295 ✅ 10K pull-up resistor connecting JTAG_CLK signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven.
R822 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ 10K pull-up resistor connecting JTAG_TDI signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven.
2 2 $18N3297 ✅ 10K pull-up resistor connecting JTAG_TDI signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven.
R823 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ 10K pull-up resistor connecting NC_SI_TXD0 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state.
2 2 $18N3299 ✅ 10K pull-up resistor connecting NC_SI_TXD0 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state.
R824 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ 10K pull-up resistor connecting NC_SI_TXD1 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state.
2 2 $18N3301 ✅ 10K pull-up resistor connecting NC_SI_TXD1 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state.
R825 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ 10K pull-up resistor connecting NC_SI_RXD0 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state.
2 2 $18N3303 ✅ 10K pull-up resistor connecting NC_SI_RXD0 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state.
R826 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ 10K pull-up resistor connecting NC_SI_RXD1 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state.
2 2 $18N3305 ✅ 10K pull-up resistor connecting NC_SI_RXD1 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state.
R837 - 1120-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N3372 ✅ 1K pull-down resistor connecting NC_SI_CLK_IN signal to GND. This appears to be configuring an unused Network Controller Serial Interface clock input to a known low state.
2 2 GND ✅ 1K pull-down resistor connecting NC_SI_CLK_IN signal to GND. This appears to be configuring an unused Network Controller Serial Interface clock input to a known low state.
R838 - 1120-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N3374 ✅ 1K pull-down resistor connecting NC_SI_CRS_DV signal to GND. This appears to be configuring an unused Network Controller Serial Interface carrier sense/data valid signal to a known low state.
2 2 GND ✅ 1K pull-down resistor connecting NC_SI_CRS_DV signal to GND. This appears to be configuring an unused Network Controller Serial Interface carrier sense/data valid signal to a known low state.
R839 - 1120-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N3376 ✅ 1K pull-down resistor connecting NC_SI_TX_EN signal to GND. This appears to be configuring an unused Network Controller Serial Interface transmit enable signal to a known low state.
2 2 GND ✅ 1K pull-down resistor connecting NC_SI_TX_EN signal to GND. This appears to be configuring an unused Network Controller Serial Interface transmit enable signal to a known low state.
FB12 - 3044-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB ✅ Input pin connected to the main 3.3V standby power rail (+3VSB). This is the unfiltered input side of the ferrite bead.
2 2 +3VSB_LAN ✅ Output pin connected to the filtered 3.3V LAN power rail (+3VSB_LAN). This rail powers the Ethernet controller U42, SPI flash U43, and associated circuitry.
C428 - 2222-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N3856 ✅ Connected to Ethernet magnetics center tap network ($18N3856) in parallel with C426 and C427, providing lower frequency filtering.
2 2 GND ✅ Connected to ground, completing the bypass capacitor function.
C427 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N3856 ✅ Connected to Ethernet magnetics center tap network ($18N3856) in parallel with C426 and C428.
2 2 GND ✅ Connected to ground, completing the bypass capacitor function.
C426 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N3856 ✅ Connected to Ethernet magnetics center tap network ($18N3856) along with C427, C428, and RJ45 connector center taps.
2 2 GND ✅ Connected to ground, completing the bypass capacitor function for the Ethernet magnetics center tap.
C425 - 2221-0017 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $18N2588 ✅ 0.039uF capacitor connected between CTOP (pin 40) and CBOT (pin 37) of U42 (WGI210AT Ethernet controller). This appears to be an internal voltage regulator compensation or filtering capacitor.
2 2 $18N2590 ✅ 0.039uF capacitor connected between CTOP (pin 40) and CBOT (pin 37) of U42 (WGI210AT Ethernet controller). This appears to be an internal voltage regulator compensation or filtering capacitor.
R848 - 1120-0359 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +3VSB_LAN ✅ Connected to +3VSB_LAN to provide pull-up voltage reference. This is correct for a pull-up resistor on the SPI interface.
2 2 $18N2435 ✅ Connected to net $18N2435, which is the SPI SI (Serial Input) line to flash U43. The 33.2K pull-up ensures a defined logic level on this data line.
U15 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VCCA +V1P8S ✅ VCCA pin connected to +V1P8S supply with nearby decoupling capacitor C356 (0.1uF).
2 A1 SIO_UART1_RTSB ✅ A1 pin connected to SIO_UART1_RTSB, which is the SOC-side UART Request To Send signal (active low) at 1.8V level.
3 A2 SIO_UART1_CTSB ✅ A2 pin connected to SIO_UART1_CTSB, which is the SOC-side UART Clear To Send signal (active low) at 1.8V level.
4 A3 SIO_UART1_RXD ✅ A3 pin connected to SIO_UART1_RXD, which is the SOC-side UART receive data signal at 1.8V level.
5 A4 SIO_UART1_TXD ✅ A4 pin connected to SIO_UART1_TXD, which is the SOC-side UART transmit data signal at 1.8V level.
6 GND GND ✅ GND pin correctly connected to ground plane.
7 B4 UART1_TXD ✅ B4 pin connected to UART1_TXD net, which routes to connector JP1 pin 6. This is the B-side I/O for UART transmit data at 3.3V level.
8 B3 UART1_RXD ✅ B3 pin connected to UART1_RXD net, which routes to connector JP1 pin 8. This is the B-side I/O for UART receive data at 3.3V level.
9 B2 UART1_CTSB ✅ B2 pin connected to UART1_CTSB net, which routes to connector JP1 pin 10. This is the B-side I/O for UART Clear To Send signal at 3.3V level.
10 B1 UART1_RTSB ✅ B1 pin connected to UART1_RTSB net, which routes to connector JP1 pin 12. This is the B-side I/O for UART Request To Send signal at 3.3V level.
11 VCCB +3VSB ✅ VCCB pin connected to +3VSB supply with nearby decoupling capacitor C357 (0.1uF).
12 OE PMC_PLTRST_R_V1P8 ✅ OE pin connected to PMC_PLTRST_R_V1P8, which is a platform reset signal that enables the translator when the platform is out of reset.
U7 - NTS0102GT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 B2 UART2_RXD ✅ B2 pin connected to UART2_RXD net, which routes to connector JP1 pin 19. This is the B-side I/O for UART receive data at 3.3V level.
2 GND GND ✅ GND pin correctly connected to ground plane.
3 VCCA +V1P8S ✅ VCCA pin connected to +V1P8S supply with nearby decoupling capacitor C350 (0.1uF).
4 A2 SIO_UART2_RXD ✅ A2 pin connected to SIO_UART2_RXD, which is the SOC-side UART receive signal at 1.8V level.
5 A1 SIO_UART2_TXD ✅ A1 pin connected to SIO_UART2_TXD, which is the SOC-side UART transmit signal at 1.8V level.
6 OE PMC_PLTRST_R_V1P8 ✅ OE pin connected to PMC_PLTRST_R_V1P8, which is a platform reset signal that enables the translator when the platform is out of reset.
7 VCCB +3VSB ✅ VCCB pin connected to +3VSB supply with nearby decoupling capacitor C351 (0.1uF).
8 B1 UART2_TXD ✅ B1 pin connected to UART2_TXD net, which routes to connector JP1 pin 17. This is the B-side I/O for UART transmit data at 3.3V level.
U14 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VCCA +V1P8S ✅ VCCA is correctly connected to +V1P8S (1.8V supply) to provide the A-side voltage reference for the level translator.
2 A1 SOC_SIO_SPI_CLK ✅ A1 is correctly connected to SOC_SIO_SPI_CLK, the 1.8V SPI clock signal from the SOC.
3 A2 SOC_SIO_SPI_MOSI ✅ A2 is correctly connected to SOC_SIO_SPI_MOSI, the 1.8V SPI MOSI signal from the SOC.
4 A3 SOC_SIO_SPI_MISO ✅ A3 is correctly connected to SOC_SIO_SPI_MISO, the 1.8V SPI MISO signal from the SOC.
5 A4 SOC_SIO_SPI_CS1 ✅ A4 is correctly connected to SOC_SIO_SPI_CS1, the 1.8V SPI chip select 1 signal from the SOC.
6 GND GND ✅ GND is correctly connected to the system ground plane.
7 B4 SIO_SPI_CS1 ✅ B4 is correctly connected to SIO_SPI_CS1, the 3.3V SPI chip select 1 signal going to the external connector.
8 B3 SIO_SPI_MISO ✅ B3 is correctly connected to SIO_SPI_MISO, the 3.3V SPI MISO signal going to the external connector.
9 B2 SIO_SPI_MOSI ✅ B2 is correctly connected to SIO_SPI_MOSI, the 3.3V SPI MOSI signal going to the external connector.
10 B1 SIO_SPI_CLK ✅ B1 is correctly connected to SIO_SPI_CLK, the 3.3V SPI clock signal going to the external connector.
11 VCCB +3VSB ✅ VCCB is correctly connected to +3VSB (3.3V standby supply) to provide the B-side voltage reference for the level translator.
12 OE PMC_PLTRST_R_V1P8 ✅ OE is correctly connected to PMC_PLTRST_R_V1P8, a 1.8V platform reset signal that enables the translator when the platform is not in reset.
U10 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VCCA +V1P8A ✅ VCCA is correctly connected to the 1.8V supply (+V1P8A) for the A-side of the level translator.
2 A1 SOC_GPIO_S5_2 ✅ A-side pins A1, A2, and A3 are correctly connected to SOC GPIO signals for level translation from 1.8V to 3.3V.
3 A2 SOC_GPIO_S5_1 ✅ A-side pins A1, A2, and A3 are correctly connected to SOC GPIO signals for level translation from 1.8V to 3.3V.
4 A3 SOC_GPIO_S5_0 ✅ A-side pins A1, A2, and A3 are correctly connected to SOC GPIO signals for level translation from 1.8V to 3.3V.
5 A4 ✅ Channel 4 is unused with A4 (pin 5) left floating while B4 (pin 7) is tied to GND. This asymmetric configuration is not recommended for unused channels on bidirectional level translators.
7 B4 GND ✅ Channel 4 is unused with A4 (pin 5) left floating while B4 (pin 7) is tied to GND. This asymmetric configuration is not recommended for unused channels on bidirectional level translators.
6 GND GND ✅ GND pin is correctly connected to the ground net.
8 B3 GPIO_S5_0 ✅ B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V.
9 B2 GPIO_S5_1 ✅ B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V.
10 B1 GPIO_S5_2 ✅ B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V.
11 VCCB +PS_3VSB ✅ VCCB is correctly connected to the 3.3V standby supply (+PS_3VSB) for the B-side of the level translator.
12 OE PMC_PLTRST_R_V1P8 ✅ OE (output enable) is correctly connected to the platform reset signal at 1.8V level.
U17 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VCCA +V1P8S ✅ VCCA is correctly connected to the 1.8V supply (+V1P8S) for the A-side of the level translator.
2 A1 I2S_MCLK ✅ A-side pins A1, A2, and A3 are correctly connected to I2S and PWM signals for level translation from 1.8V to 3.3V.
3 A2 SOC_PWM1 ✅ A-side pins A1, A2, and A3 are correctly connected to I2S and PWM signals for level translation from 1.8V to 3.3V.
4 A3 SOC_PWM0 ✅ A-side pins A1, A2, and A3 are correctly connected to I2S and PWM signals for level translation from 1.8V to 3.3V.
5 A4 ✅ Channel 4 is unused with A4 (pin 5) left floating while B4 (pin 7) is tied to GND. This asymmetric configuration is not recommended for unused channels on bidirectional level translators.
7 B4 GND ✅ Channel 4 is unused with A4 (pin 5) left floating while B4 (pin 7) is tied to GND. This asymmetric configuration is not recommended for unused channels on bidirectional level translators.
6 GND GND ✅ GND pin is correctly connected to the ground net.
8 B3 PWM0 ✅ B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V.
9 B2 PWM1 ✅ B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V.
10 B1 I2SMCLK_GPIO ✅ B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V.
11 VCCB +3VSB ✅ VCCB is correctly connected to the 3.3V standby supply (+3VSB) for the B-side of the level translator.
12 OE PMC_PLTRST_R_V1P8 ✅ OE (output enable) is correctly connected to the platform reset signal at 1.8V level.
U16 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VCCA +V1P8S ✅ VCCA is correctly connected to the 1.8V supply (+V1P8S) for the A-side of the level translator.
2 A1 I2S_DATIN_R ✅ A-side pins A1, A2, A3, and A4 are correctly connected to I2S signals for level translation from 1.8V to 3.3V.
3 A2 I2S_DATOUT_R ✅ A-side pins A1, A2, A3, and A4 are correctly connected to I2S signals for level translation from 1.8V to 3.3V.
4 A3 I2S_FRM_R ✅ A-side pins A1, A2, A3, and A4 are correctly connected to I2S signals for level translation from 1.8V to 3.3V.
5 A4 I2S_CLK_R ✅ A-side pins A1, A2, A3, and A4 are correctly connected to I2S signals for level translation from 1.8V to 3.3V.
6 GND GND ✅ GND pin is correctly connected to the ground net.
7 B4 I2SCLK_GPIO ✅ B-side pins B4, B3, B2, and B1 are correctly connected to I2S GPIO signals for level translation to 3.3V.
8 B3 I2SFRM_GPIO ✅ B-side pins B4, B3, B2, and B1 are correctly connected to I2S GPIO signals for level translation to 3.3V.
9 B2 I2SDO_GPIO ✅ B-side pins B4, B3, B2, and B1 are correctly connected to I2S GPIO signals for level translation to 3.3V.
10 B1 I2SDI_GPIO ✅ B-side pins B4, B3, B2, and B1 are correctly connected to I2S GPIO signals for level translation to 3.3V.
11 VCCB +3VSB ✅ VCCB is correctly connected to the 3.3V standby supply (+3VSB) for the B-side of the level translator.
12 OE PMC_PLTRST_R_V1P8 ✅ OE (output enable) is correctly connected to the platform reset signal at 1.8V level.
R818 - 110-0002124 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $20N2079 ✅ This 0-ohm jumper is correctly marked DNI (Do Not Install) since the populated flash part W25Q64BVSSIG requires 3.3V operation, not 1.8V.
2 2 +V1P8A ✅ This 0-ohm jumper is correctly marked DNI (Do Not Install) since the populated flash part W25Q64BVSSIG requires 3.3V operation, not 1.8V.
R152 - 110-0002124 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $20N2079 ✅ This 0-ohm jumper is correctly populated to connect +3VSB to the flash power supply, providing appropriate voltage for the 3.3V W25Q64BVSSIG part.
2 2 +3VSB ✅ This 0-ohm jumper is correctly populated to connect +3VSB to the flash power supply, providing appropriate voltage for the 3.3V W25Q64BVSSIG part.
J1 - 258-0004612 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 DDP_VCC ✅ Pin 1 (DDP_VCC) is correctly connected to provide external power from the DediProg programmer to the flash memory through diode D8.
2 2 GND ✅ Pin 2 (GND) is correctly connected to ground, providing the reference for the programming interface.
3 3 SPI_CS0 ✅ Pin 3 (SPI_CS0) is correctly connected to the flash chip select signal, allowing the programmer to control device selection.
4 4 SPI_CLK ✅ Pin 4 (SPI_CLK) is correctly connected to the flash clock signal, allowing the programmer to provide clock to the flash.
5 5 SPI_MISO ✅ Pin 5 (SPI_MISO) is correctly connected to the flash data output signal, allowing the programmer to read data from the flash.
6 6 SPI_MOSI ✅ Pin 6 (SPI_MOSI) is correctly connected to the flash data input signal, allowing the programmer to write data to the flash.
7 7 ✅ Pin 7 is not connected, which is acceptable as not all DediProg header pins need to be used.
8 8 DDP_IO3L ✅ Pin 8 (DDP_IO3L) is correctly connected through a 100K pullup resistor to control the level translator enable, allowing the programmer to isolate the SOC during programming.
D8 - BAT754C ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
A1 A1 DDP_VCC ✅ Anode 1 is correctly connected to DDP_VCC from the DediProg programming connector, allowing external power during programming.
A2 A2 $20N2079 ✅ Anode 2 is correctly connected to net $20N2079, which connects through populated 0-ohm resistor R152 to +3VSB, providing system power to the flash.
C C +V_SPI ✅ Common cathode is correctly connected to +V_SPI, providing OR-ed power output to the flash memory from either DDP_VCC or +3VSB.
U3 - W25Q64BVSSIG ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 CS# SPI_CS0 ✅ CS# (Chip Select) is correctly connected to SPI_CS0 with appropriate 10K pullup to +V_SPI, ensuring the device is deselected by default.
2 SO/IO1 SPI_MISO ✅ SO/IO1 (Serial Data Output) is correctly connected to SPI_MISO through level translator U18 for bidirectional data communication.
3 WP#/IO2 SPI_WP ✅ WP#/IO2 (Write Protect) is correctly connected to SPI_WP with 10K pullup to +V_SPI, disabling hardware write protection as intended.
4 GND GND ✅ GND is correctly connected to the ground plane.
5 SI/IO0 SPI_MOSI ✅ SI/IO0 (Serial Data Input) is correctly connected to SPI_MOSI through level translator U18 for bidirectional data communication.
6 SCK SPI_CLK ✅ SCK (Serial Clock) is correctly connected to SPI_CLK through level translator U18 for clock signal input.
7 HOLD#/IO3 SPI_HOLD ✅ HOLD#/IO3 is correctly connected to SPI_HOLD with 10K pullup to +V_SPI, disabling the hold function during normal operation.
8 VCC +V_SPI ✅ VCC is connected to +V_SPI which is derived from +3VSB through diode D8 and 0-ohm resistor R152. The voltage should be approximately 2.9-3.0V (3.3V minus diode drop), which is within the 2.7-3.6V specification with reasonable margin for typical operation.
U40 - PCA9306DCUT ❌

DRCY flagged 1 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
5 SDA2 GPIO_I2C_SDA ❌
SDA2 and SCL2 pins are connected to GPIO_I2C_SDA and GPIO_I2C_SCL respectively, which route to header JP1. However, these high-voltage side I2C signals are missing required pullup resistors to +3VSB.
  • Pin 5 (SDA2) is connected to GPIO_I2C_SDA net which routes to JP1 pin 15 (from schematic)
  • Pin 6 (SCL2) is connected to GPIO_I2C_SCL net which routes to JP1 pin 13 (from schematic)
  • Pin 5 is SDA2, the serial data on the high-voltage side (from datasheet PCA9306DCUT, page 4)
  • Pin 6 is SCL2, the serial clock on the high-voltage side (from datasheet PCA9306DCUT, page 4)
  • Pin 7 (VREF2) and pin 8 (EN) are connected together to net $20N1576, which connects through R812 (200K) to +3VSB, matching the required configuration (from schematic)
  • The datasheet requires external pullup resistors on open-drain I/O ports to respective supply voltages, with VDPU for side 2 (from datasheet PCA9306DCUT, page 10)
  • The typical application circuits show pullup resistors RPU on both the low-voltage and high-voltage sides (from datasheet PCA9306DCUT, page 17)
  • No pullup resistors are present on GPIO_I2C_SDA or GPIO_I2C_SCL to +3VSB on this schematic page (from schematic)
  • The low-voltage side (pins 3 and 4) has pullup resistors R266 and R267 (10K) to +V1P8S, demonstrating that the designer understood the need for pullups (from schematic)
  • The inconsistency between having pullups on the low-voltage side but not the high-voltage side suggests this is an oversight rather than intentional design (reasoning)
  • While pullup resistors could theoretically be placed on a remote board connected via JP1, this is not documented in any schematic notes and represents poor design practice (reasoning)
  • Without pullup resistors, the I2C bus on the high-voltage side will not function correctly as the open-drain outputs cannot be pulled high (reasoning)
  • Pullup resistors should be added from GPIO_I2C_SCL to +3VSB and from GPIO_I2C_SDA to +3VSB, with values appropriate for the expected bus capacitance and speed (typically 2.2K to 10K for standard I2C) (reasoning)
6 SCL2 GPIO_I2C_SCL ❌
SDA2 and SCL2 pins are connected to GPIO_I2C_SDA and GPIO_I2C_SCL respectively, which route to header JP1. However, these high-voltage side I2C signals are missing required pullup resistors to +3VSB.
  • Pin 5 (SDA2) is connected to GPIO_I2C_SDA net which routes to JP1 pin 15 (from schematic)
  • Pin 6 (SCL2) is connected to GPIO_I2C_SCL net which routes to JP1 pin 13 (from schematic)
  • Pin 5 is SDA2, the serial data on the high-voltage side (from datasheet PCA9306DCUT, page 4)
  • Pin 6 is SCL2, the serial clock on the high-voltage side (from datasheet PCA9306DCUT, page 4)
  • Pin 7 (VREF2) and pin 8 (EN) are connected together to net $20N1576, which connects through R812 (200K) to +3VSB, matching the required configuration (from schematic)
  • The datasheet requires external pullup resistors on open-drain I/O ports to respective supply voltages, with VDPU for side 2 (from datasheet PCA9306DCUT, page 10)
  • The typical application circuits show pullup resistors RPU on both the low-voltage and high-voltage sides (from datasheet PCA9306DCUT, page 17)
  • No pullup resistors are present on GPIO_I2C_SDA or GPIO_I2C_SCL to +3VSB on this schematic page (from schematic)
  • The low-voltage side (pins 3 and 4) has pullup resistors R266 and R267 (10K) to +V1P8S, demonstrating that the designer understood the need for pullups (from schematic)
  • The inconsistency between having pullups on the low-voltage side but not the high-voltage side suggests this is an oversight rather than intentional design (reasoning)
  • While pullup resistors could theoretically be placed on a remote board connected via JP1, this is not documented in any schematic notes and represents poor design practice (reasoning)
  • Without pullup resistors, the I2C bus on the high-voltage side will not function correctly as the open-drain outputs cannot be pulled high (reasoning)
  • Pullup resistors should be added from GPIO_I2C_SCL to +3VSB and from GPIO_I2C_SDA to +3VSB, with values appropriate for the expected bus capacitance and speed (typically 2.2K to 10K for standard I2C) (reasoning)
1 GND GND ✅ Ground pin correctly connected to GND net.
2 VREF1 +V1P8S ✅ VREF1 correctly connected to +V1P8S (1.8V) low-voltage reference supply with appropriate decoupling.
3 SCL1 I2C5_SCL ✅ SCL1 correctly connected to I2C5_SCL with required pullup resistor R267 (10K) to +V1P8S.
4 SDA1 I2C5_SDA ✅ SDA1 correctly connected to I2C5_SDA with required pullup resistor R266 (10K) to +V1P8S.
7 VREF2 $20N1576 ✅ VREF2 correctly connected through R812 (200K) to +3VSB, establishing the required reference voltage for the high-voltage side.
8 EN $20N1576 ✅ EN correctly connected to VREF2 (net $20N1576) for always-on operation, pulled up through R812 to +3VSB.
R147 - 100K ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8A ✅ Pin 1 is correctly connected to +V1P8A, providing the pull-up voltage reference for the OE control signal of U18.
2 2 DDP_IO3L ✅ Pin 2 is correctly connected to DDP_IO3L, providing a weak pull-up to enable U18 during normal operation while allowing external control via the DediProg connector.
U18 - NTB0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VCCA +V1P8A ✅ VCCA is correctly connected to +V1P8A, providing the A-side reference voltage for the level translator.
2 A1 SOC_SPI_MOSI-R ✅ A1 is correctly connected to SOC_SPI_MOSI-R, the SPI MOSI signal from the SOC.
3 A2 SOC_SPI_CLK-R ✅ A2 is correctly connected to SOC_SPI_CLK-R, the SPI clock signal from the SOC.
4 A3 SOC_SPI_MISO-R ✅ A3 is correctly connected to SOC_SPI_MISO-R, the SPI MISO signal from the SOC.
5 A4 SOC_SPI_CS0B-R ✅ A4 is correctly connected to SOC_SPI_CS0B-R, the SPI chip select signal from the SOC.
6 GND GND ✅ GND is correctly connected to the ground plane.
7 B4 SPI_CS0 ✅ B4 is correctly connected to SPI_CS0, which drives the SPI flash chip select.
8 B3 SPI_MISO ✅ B3 is correctly connected to SPI_MISO, which receives data from the SPI flash.
9 B2 SPI_CLK ✅ B2 is correctly connected to SPI_CLK, which provides the clock to the SPI flash.
10 B1 SPI_MOSI ✅ B1 is correctly connected to SPI_MOSI, which sends data to the SPI flash.
11 VCCB +V_SPI ✅ VCCB is correctly connected to +V_SPI, providing the B-side reference voltage. The voltage is derived from +3VSB through D8 with a diode drop, resulting in approximately 3.0-3.1V, which is within the SPI flash specification.
12 OE DDP_IO3L ✅ OE is correctly connected to DDP_IO3L with a 100K pull-up to +V1P8A. This enables the translator during normal operation and allows the DediProg programmer to disable it when programming the SPI flash.
J5 - HDR_2POS_DUAL_TIN ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 FP_PWRBTN ✅ Jumper pin connected to FP_PWRBTN signal, allowing test access or bypass of the power button.
2 2 GND ✅ Jumper pin connected to GND, allowing the power button signal to be shorted to ground for testing or bypass.
D9 - DIODE_TVS_5V_84W_XFDFN ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
N N GND ✅ TVS diode terminal connected to GND, providing ground reference for bidirectional ESD protection.
P P FP_PWRBTN ✅ TVS diode terminal connected to FP_PWRBTN signal, providing bidirectional ESD protection for the power button input.
SW1 - 3770-0026 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 FP_PWRBTN ✅ Switch contact connected to FP_PWRBTN signal, which is pulled up to +PS_5VSB through R149 (4.7K) and protected by TVS diode D9.
2 2 GND ✅ Switch contact connected to GND, providing the ground reference when the button is pressed.
3 GND1 GND_EARTH ✅ Mechanical ground pin connected to GND_EARTH (chassis ground) for EMI and ESD considerations.
4 GND2 GND_EARTH ✅ Mechanical ground pin connected to GND_EARTH (chassis ground) for EMI and ESD considerations.
Q105 - FDN327N ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN GPIO_LED_CONTROL ✅ Drain is connected to GPIO_LED_CONTROL net, which drives the anode of LED D2 through current-limiting resistor R746 from +VCC. This forms a shunt-mode LED driver where the MOSFET bypasses the LED when turned on.
G GATE GPIO_D2_LED_CTRL ✅ Gate is connected to GPIO_D2_LED_CTRL control signal with a 10kΩ pull-down resistor (R706) to ground, providing proper gate drive and ensuring the MOSFET is off by default.
S SOURCE GND ✅ Source is correctly connected to GND, forming a standard low-side switch configuration for the LED driver circuit.
D2 - 4560-0045 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
A ANODE GPIO_LED_CONTROL ✅ Anode is connected to GPIO_LED_CONTROL net, which is driven from +VCC through current-limiting resistor R746 (470Ω) and controlled by MOSFET Q105. The LED turns on when Q105 is off and turns off when Q105 shunts the current to ground.
C CATHODE GND ✅ Cathode is correctly connected to GND, completing the LED current path and providing proper LED polarity.
D1 - 4560-0045 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
A ANODE +PS_5VSB ✅ Anode connected to +PS_5VSB through current limiting resistor R148 to ground. This LED serves as the adaptor power indicator.
C CATHODE PWR_LEDR ✅ Cathode connected to PWR_LEDR net, which connects through current limiting resistor R148 to ground.
D13 - 4.3V Zener ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
A ANODE GND ✅ Anode pin connected to GND. This is the correct orientation for a zener diode used as a voltage reference clamp in the overvoltage protection circuit.
C CATHODE $22N2300 ✅ Cathode pin connected to $22N2300, which is the gate of Q106 (P-channel MOSFET BSS84). The zener clamps this node to 4.3V above ground, creating the voltage reference for the overvoltage protection threshold that triggers at approximately 5.8V input.
Q106 - BSS84 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D D DC_GATE_ENB ✅ Drain pin connected to DC_GATE_ENB, which controls the gate of main power switch U36. When Q106 turns on, it pulls DC_GATE_ENB high to turn off U36.
G G $22N2300 ✅ Gate pin connected to $22N2300, which is clamped to 4.3V by zener D13 and driven through R855 from $22N1502. This provides the control voltage for the protection circuit.
S S $22N1502 ✅ Source pin connected to $22N1502, which is the filtered DC input voltage. This is correct for a P-channel MOSFET in high-side configuration.
Q103 - SISA18ADN-T1-GE3 ❌

DRCY flagged 2 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 S1 +5VSB ❌
CRITICAL ERROR: Pin 1 is labeled as Source (S1) in the schematic but is actually the Gate terminal per the datasheet. This pin should be connected to the control signal 5VSB_LSENB, not the output voltage +5VSB.
  • Pin 1 is connected to net +5VSB and labeled as S1 (Source) in the schematic (from schematic)
  • According to the SiSA18ADN datasheet for PowerPAK 1212-8 package, pin 1 is the Gate (G) terminal, not a Source terminal (from datasheet 4820-0071, page 1)
  • The datasheet clearly shows: Pin 1 = G (Gate), Pin 2 = S (Source), Pin 3 = S (Source), Pin 4 = S (Source), Pins 5-8 = D (Drain) (from datasheet 4820-0071, page 1)
  • With pin 1 incorrectly connected to +5VSB instead of the control signal, the MOSFET gate is tied to the output voltage, preventing proper switching control (reasoning)
  • The correct connection should have pin 1 (Gate) connected to the control signal 5VSB_LSENB, which is currently connected to pin 4 (reasoning)
  • This represents a pin assignment error where pins 1 and 4 have been swapped in the component footprint or schematic symbol (reasoning)
4 G 5VSB_LSENB ❌
CRITICAL ERROR: This pin is labeled as Gate (G) in the schematic but is actually a Source pin per the datasheet. It should be connected to +5VSB along with pins 2 and 3, not to the control signal 5VSB_LSENB.
  • Pin 4 is connected to net 5VSB_LSENB in the schematic (from schematic)
  • The schematic labels pin 4 as G (Gate terminal) (from schematic)
  • Per the datasheet, pin 4 is a Source (S) terminal, not the Gate (from datasheet 4820-0071, page 1)
  • The datasheet clearly shows in the top view diagram: Pin 4 = S (Source) (from datasheet 4820-0071, page 1)
  • With the current incorrect connection, the control signal 5VSB_LSENB is connected to a source pin instead of the gate (reasoning)
  • 5VSB_LSENB is driven by Q14 and pulled up to +10V through R324 (100K), intended to provide gate drive voltage (from schematic)
  • The correct connection should have pin 1 (actual Gate per datasheet) connected to 5VSB_LSENB for proper gate control (reasoning)
2 S2 +5VSB ✅ Pins 2 and 3 are correctly identified as Source terminals and properly connected to the +5VSB output rail according to the datasheet pinout. However, the overall circuit will not function due to the gate/source pin swap between pins 1 and 4.
3 S3 +5VSB ✅ Pins 2 and 3 are correctly identified as Source terminals and properly connected to the +5VSB output rail according to the datasheet pinout. However, the overall circuit will not function due to the gate/source pin swap between pins 1 and 4.
5 D1 +PS_5VSB ✅ Drain pins are correctly connected to +PS_5VSB, which should be the input power rail for this high-side N-channel switch. However, the gate and source pin errors prevent the circuit from functioning properly.
6 D2 +PS_5VSB ✅ Drain pins are correctly connected to +PS_5VSB, which should be the input power rail for this high-side N-channel switch. However, the gate and source pin errors prevent the circuit from functioning properly.
7 D3 +PS_5VSB ✅ Drain pins are correctly connected to +PS_5VSB, which should be the input power rail for this high-side N-channel switch. However, the gate and source pin errors prevent the circuit from functioning properly.
8 D4 +PS_5VSB ✅ Drain pins are correctly connected to +PS_5VSB, which should be the input power rail for this high-side N-channel switch. However, the gate and source pin errors prevent the circuit from functioning properly.
U36 - IRF9321 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 S1 $22N1502 ✅ Source pins correctly connected to $22N1502 net, which is the output of the high-side P-channel switch feeding the DC input path through ferrite beads L13 and L12.
2 S2 $22N1502 ✅ Source pins correctly connected to $22N1502 net, which is the output of the high-side P-channel switch feeding the DC input path through ferrite beads L13 and L12.
3 S3 $22N1502 ✅ Source pins correctly connected to $22N1502 net, which is the output of the high-side P-channel switch feeding the DC input path through ferrite beads L13 and L12.
4 G DC_GATE_ENB ✅ Gate pin correctly connected to DC_GATE_ENB, which is the control signal from the protection circuit that turns off U36 when overvoltage is detected.
5 D1 +PS_5VSB ✅ Drain pins correctly connected to +PS_5VSB, which is the 5V standby input power rail that U36 switches to the output.
6 D2 +PS_5VSB ✅ Drain pins correctly connected to +PS_5VSB, which is the 5V standby input power rail that U36 switches to the output.
7 D3 +PS_5VSB ✅ Drain pins correctly connected to +PS_5VSB, which is the 5V standby input power rail that U36 switches to the output.
8 D4 +PS_5VSB ✅ Drain pins correctly connected to +PS_5VSB, which is the 5V standby input power rail that U36 switches to the output.
Q14 - 2N7002K ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN 5VSB_LSENB ✅ Drain pin correctly connected to 5VSB_LSENB, which is the load being switched to control Q103's gate drive voltage.
G GATE 5VSB_GATE ✅ Gate pin correctly connected to 5VSB_GATE, which is the control signal derived from 5VSB_CTRL through resistor R323.
S SOURCE GND ✅ Source pin correctly connected to GND, which is the proper configuration for an N-channel low-side switch.
Q104 - 4820-0071 ❌

DRCY flagged 1 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 S1 +3VSB ❌
Gate and Source pins are incorrectly swapped in the schematic symbol. Pin 1 is labeled as S1 (Source) but should be Gate per datasheet; Pin 4 is labeled as G (Gate) but should be Source per datasheet. This critical error will prevent the MOSFET from functioning.
  • Pin 1 in the schematic is labeled as S1 (Source) and connects to net +3VSB (from schematic)
  • Pin 4 in the schematic is labeled as G (Gate) and connects to net +3VSB_EN (from schematic)
  • According to the datasheet, Pin 1 is the Gate terminal in the PowerPAK 1212-8 package (from datasheet 4820-0071, page 1)
  • According to the datasheet, Pin 4 is a Source terminal in the PowerPAK 1212-8 package (from datasheet 4820-0071, page 1)
  • The schematic symbol has pins 1 and 4 swapped relative to the physical package pinout (reasoning)
  • With this incorrect assignment, the physical gate pin (pin 1) would be connected to the +3VSB output, and the physical source pin (pin 4) would be connected to the +3VSB_EN enable signal (reasoning)
  • This would short the gate to the source through the +3VSB net, preventing the MOSFET from turning on regardless of the enable signal state (reasoning)
  • The enable signal would be connected to a source pin rather than the gate, providing no control over the MOSFET (reasoning)
  • The correct assignment should be: Pin 1 = Gate (connected to +3VSB_EN), Pin 4 = Source (connected to +3VSB) (reasoning)
4 G +3VSB_EN ❌
Gate and Source pins are incorrectly swapped in the schematic symbol. Pin 1 is labeled as S1 (Source) but should be Gate per datasheet; Pin 4 is labeled as G (Gate) but should be Source per datasheet. This critical error will prevent the MOSFET from functioning.
  • Pin 1 in the schematic is labeled as S1 (Source) and connects to net +3VSB (from schematic)
  • Pin 4 in the schematic is labeled as G (Gate) and connects to net +3VSB_EN (from schematic)
  • According to the datasheet, Pin 1 is the Gate terminal in the PowerPAK 1212-8 package (from datasheet 4820-0071, page 1)
  • According to the datasheet, Pin 4 is a Source terminal in the PowerPAK 1212-8 package (from datasheet 4820-0071, page 1)
  • The schematic symbol has pins 1 and 4 swapped relative to the physical package pinout (reasoning)
  • With this incorrect assignment, the physical gate pin (pin 1) would be connected to the +3VSB output, and the physical source pin (pin 4) would be connected to the +3VSB_EN enable signal (reasoning)
  • This would short the gate to the source through the +3VSB net, preventing the MOSFET from turning on regardless of the enable signal state (reasoning)
  • The enable signal would be connected to a source pin rather than the gate, providing no control over the MOSFET (reasoning)
  • The correct assignment should be: Pin 1 = Gate (connected to +3VSB_EN), Pin 4 = Source (connected to +3VSB) (reasoning)
2 S2 +3VSB ✅ Source pins S2 and S3 are correctly assigned and connected to the +3VSB output net, providing proper source connections for this high-side N-channel MOSFET switch.
3 S3 +3VSB ✅ Source pins S2 and S3 are correctly assigned and connected to the +3VSB output net, providing proper source connections for this high-side N-channel MOSFET switch.
5 D1 +PS_3VSB ✅ Drain pins are correctly assigned and connected to +PS_3VSB input power supply.
6 D2 +PS_3VSB ✅ Drain pins are correctly assigned and connected to +PS_3VSB input power supply.
7 D3 +PS_3VSB ✅ Drain pins are correctly assigned and connected to +PS_3VSB input power supply.
8 D4 +PS_3VSB ✅ Drain pins are correctly assigned and connected to +PS_3VSB input power supply.
Q11 - 132-0004419 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN +3VSB_EN ✅ Drain is correctly connected to +3VSB_EN net, which serves as the gate drive signal for Q104.
G GATE +3VSB_EN_L ✅ Gate is correctly connected to +3VSB_EN_L control signal, which is driven by Q4 collector.
S SOURCE GND ✅ Source is correctly connected to GND, providing the reference for the gate drive.
Q4 - 132-0004420 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
B BASE S5_ENBL ✅ Base is correctly connected to S5_ENBL signal through pull-up resistor R133 to +V1P8A.
C COLLECTOR +3VSB_EN_L ✅ Collector is correctly connected to +3VSB_EN_L, which drives the gate of Q11 through pull-up resistor R321.
E EMITTER GND ✅ Emitter is correctly connected to GND, providing the reference for the base-emitter junction.
L3 - 125-0004501 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 PS3VSB_PHASE ✅ Inductor pin 1 correctly connected to PS3VSB_PHASE switching node from U13 SW outputs, forming the standard buck converter topology.
2 2 +PS_3VSB ✅ Inductor pin 2 correctly connected to +PS_3VSB output rail with adequate output capacitors.
U13 - NB670GQ ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VIN PS5VSB_VIN ✅ VIN pin correctly connected to PS5VSB_VIN with proper input filtering through parallel ferrite beads FB1 and FB11, and adequate input decoupling capacitors.
2 PGND GND ✅ PGND pin correctly connected to GND plane for power ground return path.
3 N/C ✅ N/C pin correctly left unconnected as specified in datasheet.
4 PG +PS_3VSB_PG ✅ PG pin correctly connected to +PS_3VSB_PG with 100kΩ pull-up resistor R119 to PS3_VCC, matching datasheet recommendation for open-drain power good output.
5 CLK $22N1411 ✅ CLK pin correctly connected to charge pump circuit using capacitors C72 and C283 with diode arrays Q2 and Q9 to generate approximately 10V output.
6 LDO PS3_LDO ✅ LDO pin correctly connected to PS3_LDO with 10µF decoupling capacitor C95, exceeding the minimum 4.7µF requirement.
7 VOUT +PS_3VSB ✅ VOUT pin correctly connected to +PS_3VSB output rail with adequate output capacitors (110µF total) and output inductor L3.
8 SW1 PS3VSB_PHASE ✅ SW pins correctly connected together to PS3VSB_PHASE switching node, which connects to output inductor L3 and bootstrap circuit components C306 and R291.
9 SW2 PS3VSB_PHASE ✅ SW pins correctly connected together to PS3VSB_PHASE switching node, which connects to output inductor L3 and bootstrap circuit components C306 and R291.
15 SW3 PS3VSB_PHASE ✅ SW pins correctly connected together to PS3VSB_PHASE switching node, which connects to output inductor L3 and bootstrap circuit components C306 and R291.
16 SW4 PS3VSB_PHASE ✅ SW pins correctly connected together to PS3VSB_PHASE switching node, which connects to output inductor L3 and bootstrap circuit components C306 and R291.
10 BST PS3_BST ✅ BST pin correctly connected to bootstrap circuit with 100nF capacitor C306 and 4.7Ω damping resistor R291 between BST and SW pins.
11 VCC PS3_VCC ✅ VCC pin correctly connected to PS3_VCC with 1µF decoupling capacitor C97, meeting the minimum requirement. Also serves as pull-up voltage for PG pin through R119.
12 ENLDO ✅ ENLDO pin correctly left floating, which enables the LDO and VCC per the internal pull-up as specified in datasheet.
13 EN PS3_EN ✅ EN pin correctly connected to PS3_EN with 499kΩ pull-up resistor R109 to PS5VSB_VIN for automatic start-up. Optional noise filtering capacitor C85 is DNI.
14 AGND GND ✅ AGND pin correctly connected to GND plane for analog ground reference.
FB11 - 126-0004457 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +PS_5VSB ✅ Ferrite bead pin 1 correctly connected to +PS_5VSB main power rail. FB11 is in parallel with FB1 to provide combined 6A current rating.
2 2 PS5VSB_VIN ✅ Ferrite bead pin 2 correctly connected to PS5VSB_VIN, providing EMI filtering to U13 input with adequate current rating when combined with parallel FB1.
FB1 - 126-0004457 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +PS_5VSB ✅ Ferrite bead pin 1 correctly connected to +PS_5VSB main power rail. FB1 is in parallel with FB11 to provide combined 6A current rating.
2 2 PS5VSB_VIN ✅ Ferrite bead pin 2 correctly connected to PS5VSB_VIN, providing EMI filtering to U13 input with adequate current rating when combined with parallel FB11.
U35 - NCT3012S-X ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 DeepS5_Sel S5_SEL ✅ DeepS5_Sel pin connected to S5_SEL net with 2.2K pull-up to +PS_5VSB. This appears to be a configuration input for Deep S5 mode selection.
2 VSB +PS_5VSB ✅ VSB pin connected to +PS_5VSB power rail with proper decoupling capacitors. This is the standby power supply input for the IC.
3 PS_IN# PB_RES ✅ PS_IN# pin connected to PB_RES net, which connects through 33 ohm series resistor to FP_PWRBTN. This is the power button input with current limiting protection.
4 SLP_S5# SLP_S4_L ✅ SLP_S5# pin connected to SLP_S4_L net. The pin name suggests S5 sleep state monitoring, but it's connected to S4 sleep state signal, which may be intentional for the system's sleep state management.
5 SDA DDR_SMB_DATA ✅ SDA pin connected to DDR_SMB_DATA for I2C/SMBus data communication, likely for DDR memory presence detection or configuration.
6 SCLK DDR_SMB_CLK ✅ SCLK pin connected to DDR_SMB_CLK for I2C/SMBus clock signal, paired with SDA for communication.
7 PS_OUT# PS_OUT_L ✅ PS_OUT# pin connected to PS_OUT_L net. R289 (1K to +PS_3VSB) is DNI, so the pin drives PS_OUT_L directly without external pull-up.
8 SYS5VSB_OFF 5VSB_CTRL ✅ SYS5VSB_OFF pin connected to 5VSB_CTRL net with 1K pull-up to +PS_5VSB. This output controls 5VSB system enable and EuP functionality.
9 GND GND ✅ GND pin connected to ground plane. Standard ground connection for the IC.
D6 - BAT54A-S ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +PS_3VSB_PG ✅ Anode 1 connected to +PS_3VSB_PG (power good signal from 3VSB regulator). Part of OR-ing diode configuration.
2 2 +3VSB_EN ✅ Anode 2 connected to +3VSB_EN (enable signal for 3VSB rail). Part of OR-ing diode configuration.
3 3 PMC_RSMRST ✅ Common cathode connected to PMC_RSMRST (reset signal to platform management controller). Creates OR function allowing either power good or enable signal to assert reset.
Q7 - 2N7002K ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN SYS_EN_GATE ✅ Drain connected to SYS_EN_GATE net, which controls Q12's gate and is pulled high to +10V through R142 (33K) when Q7 is OFF.
G GATE SLP_S3_L ✅ Gate connected to SLP_S3_L net, which is a sleep control signal (active low) that controls Q7's switching.
S SOURCE GND ✅ Source connected to GND, which is the correct configuration for an N-channel MOSFET low-side switch.
Q10 - 2N7002K ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN S5_ENBL ✅ Drain connected to S5_ENBL net, which is pulled high to +V1P8A (1.8V) through R133 (10K) when Q10 is OFF, and controls Q4 base.
G GATE 5VSB_CTRL ✅ Gate connected to 5VSB_CTRL net from U35 pin 8, which controls EuP functionality (EuP Enable when high, EuP Disable when low).
S SOURCE GND ✅ Source connected to GND, which is the correct configuration for an N-channel MOSFET low-side switch.
Q12 - 2N7002K ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN SYS_EN ✅ Drain connected to SYS_EN net, which is pulled high to +10V through R340 (100K) when Q12 is OFF, and pulled low when Q12 is ON.
G GATE SYS_EN_GATE ✅ Gate connected to SYS_EN_GATE net, which is controlled by Q7 and pulled high to +10V through R142 (33K) when Q7 is OFF.
S SOURCE GND ✅ Source connected to GND, which is the correct configuration for an N-channel MOSFET low-side switch.
Q13 - 132-0004421 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN +5VSB ✅ Drain is connected to +5VSB (5V standby power rail). This is the input power source for the high-side switch.
G GATE SYS_EN ✅ Gate is connected to SYS_EN control signal. This signal is pulled up to +10V through R340 (100K) and can be pulled low by Q12 to control the switch.
S SOURCE +VCC ✅ Source is connected to +VCC output rail. This is the switched output that provides power to downstream circuits when the MOSFET is enabled.
Q6 - 132-0004421 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN +3VSB ✅ Drain is connected to +3VSB (3.3V standby power rail). This is the input power source for the high-side switch.
G GATE SYS_EN ✅ Gate is connected to SYS_EN control signal. This signal is pulled up to +10V through R340 (100K) and can be pulled low by Q12 to control the switch.
S SOURCE +VCC3 ✅ Source is connected to +VCC3 output rail. This is the switched output that provides power to downstream circuits when the MOSFET is enabled.
Q2 - BAV99-7-F-S-X ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 A1 +PS_5VSB ✅ Anode 1 connected to +PS_5VSB rail. This diode provides high-side clamping for the protection network.
2 A2 $22N1417 ✅ Anode 2 connected to intermediate node $22N1417. This node is shared with Q9 pin 1 and decoupled to ground through C71.
3 C $22N1419 ✅ Common cathode connected to net $22N1419. This node is AC-coupled to the CLK signal through C72.
Q9 - BAV99-7-F-S-X ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 A1 $22N1417 ✅ Anode 1 connected to intermediate node $22N1417. This node is shared with Q2 pin 2 and provides the connection point between the two clamping stages.
2 A2 +10V ✅ Anode 2 connected to +10V rail. This diode provides high-side clamping to the boosted 10V supply.
3 C $22N1467 ✅ Common cathode connected to net $22N1467. This node is AC-coupled to the CLK signal through C283.
U25 - NCP81109GMNTXG ❌

DRCY flagged 1 potential issues in this component.

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
10 SW1 $23N3731 ❌
SW1 pin is connected to net $23N3731 which feeds the bootstrap capacitor C50 but is isolated from the main output switch node VCORE-SW. This configuration is incorrect as it prevents phase 1 from contributing to the output.
  • Pin 10 (SW1) is connected to net $23N3731 (from schematic)
  • Net $23N3731 connects to C50 pin 2 (bootstrap capacitor) (from schematic)
  • C50 pin 1 connects through R154 to pin 8 (BST), forming a bootstrap circuit (from schematic)
  • Pins 18, 25-29 (SW2-SW7) and pin 51 (SW_PAD) are all connected to VCORE-SW (from schematic)
  • VCORE-SW connects to inductor L18 which connects to the +VCORE output (from schematic)
  • SW1 is isolated from VCORE-SW and has no path to the output (from schematic)
  • In a multiphase buck converter, all switch node pins should connect to the output either directly (parallel phases) or through individual phase inductors (reasoning)
  • The bootstrap circuit requires the switch node to be actively switching and connected to the output to charge the bootstrap capacitor properly (reasoning)
  • With SW1 isolated from VCORE-SW, phase 1 cannot contribute output current and the bootstrap circuit may not function correctly (reasoning)
  • SW1 should be connected to VCORE-SW like the other switch nodes (SW2-SW7) to enable proper multiphase operation (reasoning)
1 VRHOT VR_HOT_L ✅ VRHOT pin is connected to VR_HOT_L net for thermal alert signaling.
2 SDIO $23N2429 ✅ SDIO pin is connected to SVID_DATA-R through series resistor R80 (16.9 ohm) for SVID communication.
3 ALERT $23N2431 ✅ ALERT pin is connected to SVID_ALERT-R through series resistor R62 (0 ohm) for SVID alert signaling.
4 SCLK $23N2430 ✅ SCLK pin is connected to SVID_CLK-R through series resistor R81 (20 ohm) for SVID clock.
5 GND AGND-VCORE ✅ GND pin is correctly connected to AGND-VCORE analog ground plane.
6 VR_RDY $23N3753 ✅ VR_RDY pin is connected to VCORE_PG through series resistor R79 (0 ohm) for power good signaling.
7 VIN1 +5VSB_SW ✅ All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply.
11 VIN2 +5VSB_SW ✅ All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply.
12 VIN3 +5VSB_SW ✅ All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply.
13 VIN4 +5VSB_SW ✅ All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply.
14 VIN5 +5VSB_SW ✅ All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply.
15 VIN6 +5VSB_SW ✅ All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply.
16 VIN7 +5VSB_SW ✅ All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply.
17 VIN8 +5VSB_SW ✅ All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply.
8 BST $23N3711 ✅ BST pin is connected to bootstrap capacitor C50 through series resistor R154 (2.2 ohm), with C50 referenced to SW1.
9 GH ✅ GH pin (high-side gate driver output) is connected but net name is not shown in the schematic.
18 SW2 VCORE-SW ✅ Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output.
25 SW3 VCORE-SW ✅ Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output.
26 SW4 VCORE-SW ✅ Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output.
27 SW5 VCORE-SW ✅ Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output.
28 SW6 VCORE-SW ✅ Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output.
29 SW7 VCORE-SW ✅ Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output.
19 PGND1 GND ✅ Power ground pins PGND1-PGND6 are correctly connected to main GND plane.
20 PGND2 GND ✅ Power ground pins PGND1-PGND6 are correctly connected to main GND plane.
21 PGND3 GND ✅ Power ground pins PGND1-PGND6 are correctly connected to main GND plane.
22 PGND4 GND ✅ Power ground pins PGND1-PGND6 are correctly connected to main GND plane.
23 PGND5 GND ✅ Power ground pins PGND1-PGND6 are correctly connected to main GND plane.
24 PGND6 GND ✅ Power ground pins PGND1-PGND6 are correctly connected to main GND plane.
30 GL ✅ GL pin (low-side gate driver output) is connected but net name is not shown in the schematic.
31 VBOOT $23N3477 ✅ VBOOT pin is connected to AGND-VCORE through R70 (88.7K) to set boot voltage to 1.1V.
32 GND1 AGND-VCORE ✅ GND1 pin is correctly connected to AGND-VCORE analog ground plane.
33 VCCP $23N3625 ✅ VCCP pin is connected to +5VSB through R845 (1.00 ohm) with decoupling capacitor C48 (4.7uF).
34 TSENSE $23N3665 ✅ TSENSE pin is connected to thermistor network with TH2 (100K) and R131 (14K) for temperature monitoring.
35 IMAX $23N3681 ✅ IMAX pin is connected to AGND-VCORE through R105 (44.2K) to set maximum current limit.
36 IOUT $23N3683 ✅ IOUT pin is connected to AGND-VCORE through R146 (16.5K) with filtering capacitor C47 (470pF) for output current monitoring.
37 ILIM VCORE-ILIM ✅ ILIM pin is connected to VCORE-ILIM, which connects to VCORE-CSCOMP through R95 (15K) for current limit setting.
38 CSCOMP VCORE-CSCOMP ✅ CSCOMP pin is connected to current sense compensation network with capacitors C39, C40 and resistors for current loop stability.
39 CSSUM VCORE-CSSUM ✅ CSSUM pin is connected to current sense sum network for DCR current sensing through the output inductor.
40 CSREF VCORE-CSREF ✅ CSREF pin is connected to current sense reference network for DCR current sensing.
41 FREQ $23N2930 ✅ FREQ pin is connected to AGND-VCORE through R93 (18.7K) to set switching frequency to 650kHz.
42 COMP VCORE-COMP ✅ COMP pin is connected to voltage loop compensation network with Type III compensation.
43 FB VCORE-FB ✅ FB pin is connected to feedback network with resistor divider and compensation components.
44 DIFFOUT VCORE-DIFFOUT ✅ DIFFOUT pin is connected to differential amplifier output network with R89 and R90.
45 VSN VR-VCORE-VSN ✅ VSN pin is connected to remote sense negative input through R65 (10 ohm) from VSS_SENSE.
46 VSP VR-VCORE-VSP ✅ VSP pin is connected to remote sense positive input through R92 (100 ohm) from +VCORE.
47 VCC $23N3860 ✅ VCC pin is connected to +5VSB through R166 (2.2 ohm) with decoupling capacitor C24 (1.0uF).
48 EN $23N5607 ✅ EN pin is connected to enable circuit with pull-up through R849 (0 ohm) to +VCC and pull-down R851 (10K) to GND.
49 GND_PAD AGND-VCORE ✅ GND_PAD is correctly connected to AGND-VCORE analog ground plane.
50 VIN_PAD +5VSB_SW ✅ VIN_PAD is correctly connected to +5VSB_SW input supply.
51 SW_PAD VCORE-SW ✅ SW_PAD is correctly connected to VCORE-SW switch node output.
C24 - 2222-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3860 ✅ Decoupling capacitor for VCC pin of U25.
2 2 AGND-VCORE ✅ Decoupling capacitor for VCC pin of U25.
R166 - 1130-0234 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Series resistor between +5VSB supply and VCC pin of U25 for isolation and current limiting.
2 2 $23N3860 ✅ Series resistor between +5VSB supply and VCC pin of U25 for isolation and current limiting.
R93 - 1120-0351 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N2930 ✅ Frequency setting resistor connected to FREQ pin to set switching frequency to 650kHz.
2 2 AGND-VCORE ✅ Frequency setting resistor connected to FREQ pin to set switching frequency to 650kHz.
R37 - 1121-0001 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Zero-ohm jumper connecting analog ground (AGND-VCORE) to main ground (GND) for star grounding.
2 2 AGND-VCORE ✅ Zero-ohm jumper connecting analog ground (AGND-VCORE) to main ground (GND) for star grounding.
R70 - 1120-0289 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3477 ✅ Boot voltage setting resistor connected to VBOOT pin to set boot voltage to 1.1V.
2 2 AGND-VCORE ✅ Boot voltage setting resistor connected to VBOOT pin to set boot voltage to 1.1V.
C50 - 2222-0008 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3733 ✅ Bootstrap capacitor connected between BST pin (through R154) and SW1 pin.
2 2 $23N3731 ✅ Bootstrap capacitor connected between BST pin (through R154) and SW1 pin.
R154 - 1130-0234 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3711 ✅ Series resistor in bootstrap circuit between BST pin and bootstrap capacitor C50.
2 2 $23N3733 ✅ Series resistor in bootstrap circuit between BST pin and bootstrap capacitor C50.
L18 - 3120-0266 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-SW ✅ Pin 1 connects to VCORE-SW, the switching node of the buck converter. This is the correct connection for the inductor input in a buck topology.
2 2 +VCORE ✅ Pin 2 connects to +VCORE, the regulated output voltage. This is the correct connection for the inductor output in a buck topology.
SP3 - 999-0000005 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-SW ✅ Pin 1 connects to VCORE-SW, the switching node. This connection is part of the inductor current sensing network.
2 2 $23N3209 ✅ Pin 2 connects to $23N3209, which connects through R107 to VCORE-CSSUM. This forms part of the DCR current sensing network for measuring inductor current.
L8 - 3120-0183 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Pin 1 connects to +5VSB, the input supply. This is correct for an input filter inductor.
2 2 +5VSB_SW ✅ Pin 2 connects to +5VSB_SW, the filtered input to the controller. This is correct for an input filter inductor.
SP4 - 999-0000005 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VCORE ✅ Pin 1 connects to +VCORE, the output voltage. This connection is part of the inductor current sensing network.
2 2 $23N3208 ✅ Pin 2 connects to $23N3208, which connects through R108 to VCORE-CSREF. This completes the differential current sensing network by providing the reference voltage.
R88 - 1120-0032 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N2824 ✅ Connected to intermediate compensation node $23N2824, which connects to C37. Forms part of Type III compensation network with R88 and C37 creating a pole-zero pair.
2 2 VCORE-FB ✅ Connected to VCORE-FB (U25 pin 43), completing the compensation network path from COMP through C37 and R88 to FB.
R89 - 1120-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-FB ✅ Connected to VCORE-FB, providing connection between feedback pin and differential output network.
2 2 VCORE-DIFFOUT ✅ Connected to VCORE-DIFFOUT (U25 pin 44), forming part of differential amplifier network with R90 and C36.
R90 - 1121-0025 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N2818 ✅ Connected to intermediate node $23N2818, which connects to C36. Forms part of differential amplifier or damping network.
2 2 VCORE-DIFFOUT ✅ Connected to VCORE-DIFFOUT (U25 pin 44), providing low-impedance path from differential output.
C35 - 2220-0002 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-COMP ✅ Connected to VCORE-COMP (U25 pin 42), providing high-frequency compensation path.
2 2 VCORE-FB ✅ Connected to VCORE-FB (U25 pin 43), completing high-frequency compensation path from COMP to FB.
C36 - 2220-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-FB ✅ Connected to VCORE-FB, providing AC coupling in differential amplifier network.
2 2 $23N2818 ✅ Connected to intermediate node $23N2818, which connects to R90. Forms filter network with R89 and R90.
C37 - 2221-0002 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-COMP ✅ Connected to VCORE-COMP (U25 pin 42), forming pole-zero pair with R88 in Type III compensation network.
2 2 $23N2824 ✅ Connected to intermediate node $23N2824, which connects to R88. Completes pole-zero pair in compensation network.
R95 - 1120-0029 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-ILIM ✅ Connected to VCORE-ILIM (U25 pin 37). This resistor connects the current limit pin to the current sense compensation pin, setting the current limit threshold for the DC-DC controller.
2 2 VCORE-CSCOMP ✅ Connected to VCORE-CSCOMP (U25 pin 38). This pin connects to the current sense compensation network.
R96 - 1120-0282 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-CSCOMP ✅ Connected to VCORE-CSCOMP (U25 pin 38). Part of the current sense compensation network.
2 2 $23N3115 ✅ Connected to intermediate node $23N3115, which connects to R106 and TH1. Part of the current sense compensation network.
R106 - 1120-0037 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3115 ✅ Connected to intermediate node $23N3115, which connects to R96 and TH1. Part of the current sense compensation network.
2 2 VCORE-CSSUM ✅ Connected to VCORE-CSSUM (U25 pin 39). Part of the current sense compensation network.
R107 - 1130-0002 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-CSSUM ✅ Connected to VCORE-CSSUM (U25 pin 39). Part of the DCR current sensing network.
2 2 $23N3209 ✅ Connected to VCORE-SW through SP3. This resistor connects the current sense sum to the switch node, forming part of a DCR current sensing network.
TH1 - 3880-0004 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-CSCOMP ✅ Connected to VCORE-CSCOMP (U25 pin 38). The thermistor provides temperature compensation for the DCR current sensing network.
2 2 $23N3115 ✅ Connected to intermediate node $23N3115 between R96 and R106. Part of the temperature compensation network.
C39 - 2220-0025 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-CSCOMP ✅ Connected to VCORE-CSCOMP (U25 pin 38). Provides filtering and compensation for the current sense signal.
2 2 VCORE-CSSUM ✅ Connected to VCORE-CSSUM (U25 pin 39). Forms part of the compensation network between CSCOMP and CSSUM.
C40 - 2221-0002 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-CSCOMP ✅ Connected to VCORE-CSCOMP (U25 pin 38). Provides filtering and compensation for the current sense signal.
2 2 VCORE-CSSUM ✅ Connected to VCORE-CSSUM (U25 pin 39). Forms part of the compensation network between CSCOMP and CSSUM.
C45 - 2220-0035 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-CSREF ✅ Connected to VCORE-CSREF (U25 pin 40). Provides filtering for the current sense reference voltage.
2 2 GND ✅ Connected to GND. Provides filtering to ground for the current sense reference.
R108 - 1120-0022 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-CSREF ✅ Connected to VCORE-CSREF (U25 pin 40). Provides a filtered reference voltage for current sensing.
2 2 $23N3208 ✅ Connected to +VCORE through SP4. Derives the current sense reference from the output voltage.
R146 - 1120-0338 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3683 ✅ Connected to IOUT (U25 pin 36). Sets the gain for output current monitoring.
2 2 AGND-VCORE ✅ Connected to AGND-VCORE. Provides the return path for the current monitoring circuit.
R105 - 1120-0115 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3681 ✅ Connected to IMAX (U25 pin 35). Sets the maximum current threshold. A text note indicates IMAX should be 14A, but this cannot be verified without the U25 datasheet.
2 2 AGND-VCORE ✅ Connected to AGND-VCORE. Provides the return path for the IMAX setting circuit.
C47 - 2220-0025 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3683 ✅ Connected to IOUT (U25 pin 36). Provides filtering for the output current monitoring signal.
2 2 AGND-VCORE ✅ Connected to AGND-VCORE. Provides filtering to ground for the current monitoring signal.
TH2 - 3880-0004 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3662 ✅ Thermistor pin 1 connects to the temperature sensing network node $23N3662, which connects through R78 to the TSENSE pin of U25. The thermistor is in parallel with R131 (14K) to form the temperature sensing circuit.
2 2 GND ✅ Thermistor pin 2 is correctly connected to GND, completing the temperature sensing circuit.
R78 - 1121-0001 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3665 ✅ 0-ohm jumper connecting the TSENSE pin of U25 (via net $23N3665) to the thermistor sensing network (net $23N3662). This allows for optional population or circuit modification.
2 2 $23N3662 ✅ 0-ohm jumper connecting the TSENSE pin of U25 (via net $23N3665) to the thermistor sensing network (net $23N3662). This allows for optional population or circuit modification.
R131 - 1120-0055 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3662 ✅ 14K resistor configured in parallel with thermistor TH2 between net $23N3662 and GND. This parallel configuration is unusual for temperature sensing but appears to be an intentional design choice, possibly for linearization or limiting the resistance range.
2 2 GND ✅ 14K resistor configured in parallel with thermistor TH2 between net $23N3662 and GND. This parallel configuration is unusual for temperature sensing but appears to be an intentional design choice, possibly for linearization or limiting the resistance range.
C46 - 2222-0016 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3665 ✅ 0.1uF filter capacitor on the TSENSE pin, providing noise filtering for the temperature sensing input. Pin 1 connects to the TSENSE signal and pin 2 connects to analog ground.
2 2 AGND-VCORE ✅ 0.1uF filter capacitor on the TSENSE pin, providing noise filtering for the temperature sensing input. Pin 1 connects to the TSENSE signal and pin 2 connects to analog ground.
R62 - 1121-0001 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SVID_ALERT-R ✅ Pin 1 connects to the external SVID_ALERT-R signal, serving as one side of a 0Ω jumper for the SVID alert line.
2 2 $23N2431 ✅ Pin 2 connects to the ALERT pin of the NCP81109GMNTXG controller (U25 pin 3) through net $23N2431, completing the 0Ω jumper connection.
R80 - 1120-0329 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SVID_DATA-R ✅ Pin 1 connects to the external SVID_DATA-R signal, serving as the source side of a series damping resistor for the SVID data line.
2 2 $23N2429 ✅ Pin 2 connects to the SDIO pin of the NCP81109GMNTXG controller (U25 pin 2) through net $23N2429, completing the series damping resistor path.
R81 - 1120-0099 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SVID_CLK-R ✅ Pin 1 connects to the external SVID_CLK-R signal, serving as the source side of a series damping resistor for the SVID clock line.
2 2 $23N2430 ✅ Pin 2 connects to the SCLK pin of the NCP81109GMNTXG controller (U25 pin 4) through net $23N2430, completing the series damping resistor path.
R167 - 1120-0052 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VCC3 ✅ Connected to +VCC3 supply rail, providing the pull-up voltage source.
2 2 VCORE_PG ✅ Connected to VCORE_PG, providing pull-up for the power good signal from the voltage regulator.
D4 - BAT54A-S ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE_PG ✅ Anode 1 connected to VCORE_PG. This pin receives the VCORE power good signal to be OR'd with VGFX_PG.
2 2 VGFX_PG ✅ Anode 2 connected to VGFX_PG. This pin receives the VGFX power good signal to be OR'd with VCORE_PG.
3 3 VCORE_GFX_PG ✅ Common cathode connected to VCORE_GFX_PG. This is the OR'd output of the two power good signals. Part number should be verified to ensure common cathode configuration.
R94 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE_GFX_PG ✅ Connected to VCORE_GFX_PG, the combined power good signal output from the diode OR circuit.
2 2 +VCC3 ✅ Connected to +VCC3 supply rail, providing pull-up for the combined power good signal.
C25 - 2222-0016 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE_PG ✅ Connected to VCORE_PG for filtering and decoupling of the power good signal.
2 2 GND ✅ Connected to GND, providing the return path for filtering.
C65 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND, providing the return path for filtering.
2 2 VCORE_GFX_PG ✅ Connected to VCORE_GFX_PG for filtering and decoupling of the combined power good signal.
R79 - 1121-0001 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE_PG ✅ Connected to VCORE_PG, which is the power good signal from the VCORE regulator.
2 2 $23N3753 ✅ Connected to U25 pin 6 (VR_RDY), linking the power good signal to the voltage regulator controller.
R849 - 1121-0001 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VCC ✅ Connected to +VCC power rail to provide enable signal source.
2 2 $23N5607 ✅ Connected to U25 EN pin through net $23N5607, forming part of enable circuit.
R851 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N5607 ✅ Connected to U25 EN pin through net $23N5607, providing pull-down function.
2 2 GND ✅ Connected to GND, completing the pull-down path for the enable circuit.
C433 - 2222-0016 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N5607 ✅ Connected to U25 EN pin through net $23N5607, providing filtering function.
2 2 GND ✅ Connected to GND, completing the filter capacitor path.
R92 - 1120-0025 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VCORE ✅ Connected to +VCORE output rail. This is the positive voltage sense input path for the remote sensing circuit.
2 2 VR-VCORE-VSP ✅ Connected to VR-VCORE-VSP, which feeds the positive sense input (VSP) of the voltage regulator controller U25.
R65 - 1120-0022 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N2860 ✅ Connected to intermediate node $23N2860, which receives signals from both local (R91) and remote (R64) ground sensing paths.
2 2 VR-VCORE-VSN ✅ Connected to VR-VCORE-VSN, which feeds the negative sense input (VSN) of the voltage regulator controller U25. Note: This creates a 10Ω asymmetry compared to the positive sense path.
R63 - 1121-0001 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCC_SENSE ✅ Connected to VCC_SENSE, which is the remote positive voltage sense point at the load.
2 2 VR-VCORE-VSP ✅ Connected to VR-VCORE-VSP, providing an alternate low-resistance path to the positive sense input when remote sensing is used.
R91 - 1120-0025 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND. This is the ground reference for the negative voltage sense path.
2 2 $23N2860 ✅ Connected to intermediate node $23N2860, which feeds through R65 to the negative sense input.
R64 - 1121-0001 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VSS_SENSE ✅ Connected to VSS_SENSE, which is the remote negative (ground) sense point at the load.
2 2 $23N2860 ✅ Connected to intermediate node $23N2860, providing an alternate path for remote ground sensing.
C48 - 2232-0016 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3625 ✅ Connected to net $23N3625 (VCCP supply for U25), providing decoupling for the control power.
2 2 GND ✅ Connected to GND, completing the decoupling capacitor connection.
R845 - 1130-0193 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Connected to +5VSB power rail, providing input power to the resistor.
2 2 $23N3625 ✅ Connected to net $23N3625 which feeds U25 pin 33 (VCCP) and is decoupled by C48.
C52 - 2240-0005 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $23N3990 ✅ Connected to intermediate node $23N3990 from snubber resistor R168. This is the capacitor input in the RC snubber.
2 2 GND ✅ Connected to GND. This completes the RC snubber path from switching node to ground.
R168 - 1141-0026 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE-SW ✅ Connected to VCORE-SW switching node. This is the input side of the RC snubber circuit.
2 2 $23N3990 ✅ Connected to intermediate node $23N3990 which connects to snubber capacitor C52. This completes the series RC snubber path.
U26 - NCP81109GMNTXG ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VRHOT VR_HOT_L ✅ VRHOT pin connected to VR_HOT_L net for thermal alert output.
2 SDIO $24N3490 ✅ SDIO pin connected through R193 (16.9 ohm) to SVID_DATA-R with pullup R195 (69.8 ohm) to +V1P0S for serial data communication.
3 ALERT $24N3492 ✅ ALERT pin connected through R67 (0 ohm) to SVID_ALERT-R with pullup R196 (69.8 ohm, DNI) to +V1P0S for alert signaling.
4 SCLK $24N3491 ✅ SCLK pin connected through R194 (20.0 ohm) to SVID_CLK-R with pullup R197 (69.8 ohm) to +V1P0S for serial clock.
5 GND AGND-VGFX ✅ GND pin connected to AGND-VGFX analog ground plane, which connects to main GND through R66 (0 ohm).
6 VR_RDY $24N3598 ✅ VR_RDY pin connected through R184 (0 ohm) to VGFX_PG power good signal with pullup R230 (1.91K) to +VCC3.
7 VIN1 +5VSB_SW ✅ VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59).
11 VIN2 +5VSB_SW ✅ VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59).
12 VIN3 +5VSB_SW ✅ VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59).
13 VIN4 +5VSB_SW ✅ VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59).
14 VIN5 +5VSB_SW ✅ VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59).
15 VIN6 +5VSB_SW ✅ VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59).
16 VIN7 +5VSB_SW ✅ VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59).
17 VIN8 +5VSB_SW ✅ VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59).
8 BST $24N3593 ✅ BST pin connected through R228 (2.2 ohm) to bootstrap capacitor C186 (0.22uF) which connects to SW1 node for high-side gate driver supply.
9 GH ✅ GH pin is the high-side gate driver output, appears to have no external connection shown (likely internal or connected to external MOSFETs not shown on this page).
10 SW1 $24N3595 ✅ SW1 pin connected to bootstrap capacitor C186 and appears to be the switch node for the bootstrap phase.
18 SW2 VGFX-SW ✅ SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output.
25 SW3 VGFX-SW ✅ SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output.
26 SW4 VGFX-SW ✅ SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output.
27 SW5 VGFX-SW ✅ SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output.
28 SW6 VGFX-SW ✅ SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output.
29 SW7 VGFX-SW ✅ SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output.
19 PGND1 GND ✅ PGND1-PGND6 pins all connected to main GND power ground plane.
20 PGND2 GND ✅ PGND1-PGND6 pins all connected to main GND power ground plane.
21 PGND3 GND ✅ PGND1-PGND6 pins all connected to main GND power ground plane.
22 PGND4 GND ✅ PGND1-PGND6 pins all connected to main GND power ground plane.
23 PGND5 GND ✅ PGND1-PGND6 pins all connected to main GND power ground plane.
24 PGND6 GND ✅ PGND1-PGND6 pins all connected to main GND power ground plane.
30 GL ✅ GL pin is the low-side gate driver output, appears to have no external connection shown (likely internal or connected to external MOSFETs not shown on this page).
31 VBOOT $24N3564 ✅ VBOOT pin connected through R170 (100K) to AGND-VGFX, setting bootstrap voltage reference and I2C address. Text note indicates VBOOT = 1.1V ADDR = 0x1.
32 GND1 AGND-VGFX ✅ GND1 pin connected to AGND-VGFX analog ground plane.
33 VCCP $24N3578 ✅ VCCP pin connected through R846 (1 ohm) to +5VSB for internal charge pump supply, with C185 (4.7uF) decoupling to GND.
34 TSENSE $24N3584 ✅ TSENSE pin connected to temperature sensing network with thermistor TH4 (100K@25C) and resistor divider R226 (14K), filtered by C168 (0.1uF).
35 IMAX $24N3588 ✅ IMAX pin connected through R207 (44.2K) to AGND-VGFX to set maximum current limit. Text note indicates IMAX = 14A.
36 IOUT $24N3589 ✅ IOUT pin connected through R227 (16.5K) to AGND-VGFX for output current monitoring, with C184 (470pF) filtering.
37 ILIM VGFX-ILIM ✅ ILIM pin connected through R204 (15K) to VGFX-CSCOMP for current limit setting.
38 CSCOMP VGFX-CSCOMP ✅ CSCOMP pin connected to current sense compensation network including C113 (470pF), C166 (2200pF), R205 (75K), R204 (15K), and thermistor TH3 (100K@25C).
39 CSSUM VGFX-CSSUM ✅ CSSUM pin connected to current sense summing network with R223 (165K), R224 (100K), and compensation capacitors C113 (470pF), C166 (2200pF).
40 CSREF VGFX-CSREF ✅ CSREF pin connected through R225 (10 ohm) to output voltage via SP1, with C167 (1000pF) filtering to GND for current sense reference.
41 FREQ $24N3542 ✅ FREQ pin connected through R203 (18.7K) to AGND-VGFX to set switching frequency. Text note indicates FSW = 650KHz.
42 COMP VGFX-COMP ✅ COMP pin connected to voltage loop compensation network with C62 (47pF) to FB and C64 (2200pF) to intermediate node for loop stability.
43 FB VGFX-FB ✅ FB pin connected to feedback network with R198 (3.01K) divider, R199 (1K) to DIFFOUT, and compensation capacitors C62 (47pF), C63 (220pF).
44 DIFFOUT VGFX-DIFFOUT ✅ DIFFOUT pin connected through R199 (1K) to FB and R200 (47 ohm) to intermediate node, forming differential amplifier output for remote sensing.
45 VSN VR-VGFX-VSN ✅ VSN pin connected through R169 (10 ohm) to negative remote sense network with R201 (100 ohm) and R69 (0 ohm) to GND.
46 VSP VR-VGFX-VSP ✅ VSP pin connected through R202 (100 ohm) to +VGFX and R68 (0 ohm) to VCCGT_SENSE for positive remote sense.
47 VCC $24N3610 ✅ VCC pin connected through R229 (2.2 ohm) to +5VSB for controller supply, with C53 (1uF) decoupling to AGND-VGFX.
48 EN $24N6011 ✅ EN pin connected through R850 (0 ohm) to +VCC with R852 (10K) pulldown to GND and C434 (0.1uF) filtering, enabling the controller when VCC is present.
49 GND_PAD AGND-VGFX ✅ GND_PAD exposed pad connected to AGND-VGFX analog ground plane for thermal and electrical grounding.
50 VIN_PAD +5VSB_SW ✅ VIN_PAD exposed pad connected to +5VSB_SW input supply for additional current handling capability.
51 SW_PAD VGFX-SW ✅ SW_PAD exposed pad connected to VGFX-SW switch node for additional current handling capability.
L4 - 3120-0266 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX-SW ✅ Connected to switching node VGFX-SW from multiphase buck converter U26. This is the correct connection for the inductor input in a buck converter topology.
2 2 +VGFX ✅ Connected to the output voltage rail +VGFX. This is the correct connection for the inductor output in a buck converter topology, feeding the filtered DC output with appropriate output capacitance.
SP1 - 999-0000005 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VGFX ✅ Solder bridge connecting output voltage +VGFX to current sense reference network through R225. This provides the reference voltage for DCR current sensing.
2 2 $24N3559 ✅ Solder bridge connecting output voltage +VGFX to current sense reference network through R225. This provides the reference voltage for DCR current sensing.
SP2 - 999-0000005 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX-SW ✅ Solder bridge connecting switching node VGFX-SW to current sense network through R224. This implements DCR current sensing for the multiphase buck converter.
2 2 $24N3558 ✅ Solder bridge connecting switching node VGFX-SW to current sense network through R224. This implements DCR current sensing for the multiphase buck converter.
R198 - 1120-0032 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3524 ✅ R198 forms part of the voltage loop compensation network, creating an RC network with C64 between the FB and COMP pins of the voltage regulator U26.
2 2 VGFX-FB ✅ R198 forms part of the voltage loop compensation network, creating an RC network with C64 between the FB and COMP pins of the voltage regulator U26.
R199 - 1120-0010 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX-FB ✅ R199 provides a direct 1K ohm resistive path between the FB and DIFFOUT pins of the voltage regulator U26, forming part of the differential feedback network.
2 2 VGFX-DIFFOUT ✅ R199 provides a direct 1K ohm resistive path between the FB and DIFFOUT pins of the voltage regulator U26, forming part of the differential feedback network.
R200 - 1121-0025 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3522 ✅ R200 forms an RC network with C63, creating a high-frequency pole-zero pair between the FB and DIFFOUT pins of the voltage regulator U26.
2 2 VGFX-DIFFOUT ✅ R200 forms an RC network with C63, creating a high-frequency pole-zero pair between the FB and DIFFOUT pins of the voltage regulator U26.
C62 - 2220-0002 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX-COMP ✅ C62 provides high-frequency feedback between the COMP and FB pins of the voltage regulator U26, forming part of the compensation network.
2 2 VGFX-FB ✅ C62 provides high-frequency feedback between the COMP and FB pins of the voltage regulator U26, forming part of the compensation network.
C63 - 2220-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX-FB ✅ C63 forms an RC network with R200, providing frequency-dependent feedback between the FB and DIFFOUT pins of the voltage regulator U26.
2 2 $24N3522 ✅ C63 forms an RC network with R200, providing frequency-dependent feedback between the FB and DIFFOUT pins of the voltage regulator U26.
C64 - 2221-0002 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX-COMP ✅ C64 forms an RC network with R198, creating a pole-zero pair in the compensation network between the COMP and FB pins of the voltage regulator U26.
2 2 $24N3524 ✅ C64 forms an RC network with R198, creating a pole-zero pair in the compensation network between the COMP and FB pins of the voltage regulator U26.
TH3 - 3880-0004 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX-CSCOMP ✅ Pin 1 connects to VGFX-CSCOMP (U26 pin 38), forming part of the current loop compensation network with temperature-dependent characteristics.
2 2 $24N3557 ✅ Pin 2 connects to internal node $24N3557, which connects through R223 to VGFX-CSSUM, completing the compensation network.
R169 - 1120-0022 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3528 ✅ 10Ω series resistor in the VSN path providing filtering and protection for the negative remote sense input. This small resistance provides noise filtering without introducing significant sensing error.
2 2 VR-VGFX-VSN ✅ 10Ω series resistor in the VSN path providing filtering and protection for the negative remote sense input. This small resistance provides noise filtering without introducing significant sensing error.
R202 - 1120-0025 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +VGFX ✅ 100Ω resistor in parallel with R68 (0Ω jumper) from +VGFX to VSP. This resistor is effectively bypassed by R68 and likely provides a backup path to ensure VSP has a defined voltage if the remote sense line is disconnected.
2 2 VR-VGFX-VSP ✅ 100Ω resistor in parallel with R68 (0Ω jumper) from +VGFX to VSP. This resistor is effectively bypassed by R68 and likely provides a backup path to ensure VSP has a defined voltage if the remote sense line is disconnected.
R69 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ 0Ω jumper connecting GND to the intermediate node in the VSN path for remote ground sensing. This enables the voltage regulator to sense the ground reference at the load.
2 2 $24N3528 ✅ 0Ω jumper connecting GND to the intermediate node in the VSN path for remote ground sensing. This enables the voltage regulator to sense the ground reference at the load.
R201 - 1120-0025 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ 100Ω resistor in parallel with R69 (0Ω jumper) from GND to the intermediate node. This resistor is effectively bypassed by R69 and likely serves as an alternate configuration option.
2 2 $24N3528 ✅ 100Ω resistor in parallel with R69 (0Ω jumper) from GND to the intermediate node. This resistor is effectively bypassed by R69 and likely serves as an alternate configuration option.
R68 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VCCGT_SENSE ✅ 0Ω jumper connecting VCCGT_SENSE to VSP for remote voltage sensing. This enables the voltage regulator to sense the voltage at the load rather than at the regulator output.
2 2 VR-VGFX-VSP ✅ 0Ω jumper connecting VCCGT_SENSE to VSP for remote voltage sensing. This enables the voltage regulator to sense the voltage at the load rather than at the regulator output.
R197 - 1120-0330 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P0S ✅ Connected to +V1P0S (1.0V standby supply). This provides the pull-up voltage for the SVID clock line.
2 2 SVID_CLK-R ✅ Connected to SVID_CLK-R net, providing pull-up for the SVID clock line. The 69.8Ω value is unusually low for a pull-up resistor and may cause excessive current draw (approximately 14.3mA when the line is low), but could be intentional for a high-speed SVID interface.
R193 - 1120-0329 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 SVID_DATA-R ✅ Connected to SVID_DATA-R net, which has a 69.8Ω pull-up to +V1P0S via R195. This pin connects to the external SVID data signal.
2 2 $24N3490 ✅ Connected to U26 pin 2 (SDIO) via net $24N3490. This provides series termination between the external SVID data signal and the controller.
R194 - 1120-0099 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 SVID_CLK-R ✅ Connected to SVID_CLK-R net, which has a 69.8Ω pull-up to +V1P0S via R197. This pin connects to the external SVID clock signal.
2 2 $24N3491 ✅ Connected to U26 pin 4 (SCLK) via net $24N3491. This provides series termination between the external SVID clock signal and the controller.
C432 - 2222-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P0S ✅ Connected to +V1P0S supply. This provides decoupling for the 1.0V standby supply.
2 2 GND ✅ Connected to GND. This completes the decoupling capacitor connection.
R67 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 SVID_ALERT-R ✅ Connected to SVID_ALERT-R net. This pin connects to the external SVID alert signal.
2 2 $24N3492 ✅ Connected to U26 pin 3 (ALERT) via net $24N3492. This provides a direct connection for the SVID alert signal.
R195 - 1120-0330 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P0S ✅ Connected to +V1P0S (1.0V standby supply). This provides the pull-up voltage for the SVID data line.
2 2 SVID_DATA-R ✅ Connected to SVID_DATA-R net, providing pull-up for the SVID data line. The 69.8Ω value is unusually low for a pull-up resistor and may cause excessive current draw (approximately 14.3mA when the line is low), but could be intentional for a high-speed SVID interface.
R226 - 1120-0055 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3583 ✅ Connected to the thermistor network node (net $24N3583), forming a parallel combination with TH4 to set the temperature sensing range.
2 2 GND ✅ Connected to ground, completing the temperature sensing voltage divider network.
R178 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3584 ✅ Connected to U26 TSENSE pin (via net $24N3584), providing the controller side of the temperature sensing connection.
2 2 $24N3583 ✅ Connected to the thermistor network (via net $24N3583), providing the sensor side of the temperature sensing connection.
C168 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3584 ✅ Connected to U26 TSENSE pin (via net $24N3584) to provide filtering of the temperature sense signal.
2 2 AGND-VGFX ✅ Connected to analog ground (AGND-VGFX) to complete the filtering capacitor connection.
TH4 - 3880-0004 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3583 ✅ Connected to the temperature sensing network that feeds U26 TSENSE pin through R178. This pin connects to the voltage divider node formed with R226.
2 2 GND ✅ Connected to ground, forming the low side of the temperature sensing voltage divider network.
R850 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +VCC ✅ 0Ω jumper resistor connecting +VCC power rail to the enable pin (EN, pin 48) of U26 voltage regulator through net $24N6011. This enables the regulator when +VCC is present.
2 2 $24N6011 ✅ 0Ω jumper resistor connecting +VCC power rail to the enable pin (EN, pin 48) of U26 voltage regulator through net $24N6011. This enables the regulator when +VCC is present.
R852 - 1120-0011 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N6011 ✅ 10kΩ pull-down resistor connecting the enable pin (EN, pin 48) of U26 to ground through net $24N6011. This ensures the enable pin is at a defined low state when +VCC is absent or during power-up.
2 2 GND ✅ 10kΩ pull-down resistor connecting the enable pin (EN, pin 48) of U26 to ground through net $24N6011. This ensures the enable pin is at a defined low state when +VCC is absent or during power-up.
C434 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N6011 ✅ 0.1µF decoupling capacitor connecting the enable pin (EN, pin 48) of U26 to ground through net $24N6011. This provides noise filtering to prevent false triggering of the enable input.
2 2 GND ✅ 0.1µF decoupling capacitor connecting the enable pin (EN, pin 48) of U26 to ground through net $24N6011. This provides noise filtering to prevent false triggering of the enable input.
R230 - 1120-0052 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +VCC3 ✅ Connected to +VCC3 supply rail to provide pull-up voltage for the power good signal.
2 2 VGFX_PG ✅ Connected to VGFX_PG net to pull up the power good signal from the voltage regulator.
R184 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX_PG ✅ Connected to VGFX_PG net, which is the power good signal for the graphics voltage regulator. This pin connects to the pull-up resistor R230 and filter capacitor C60.
2 2 $24N3598 ✅ Connected to U26 pin 6 (VR_RDY), which is the voltage regulator ready output from the NCP81109GMNTXG controller. This provides the power good indication from the regulator.
C60 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX_PG ✅ Connected to VGFX_PG net to provide filtering and noise suppression for the power good signal.
2 2 GND ✅ Connected to GND to complete the filter path for the power good signal.
R846 - 1130-0193 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Connected to +5VSB power rail, providing the input voltage for the VCCP supply path to U26.
2 2 $24N3578 ✅ Connected to net $24N3578, which feeds the VCCP pin (pin 33) of U26 and is decoupled by C185. The 1Ω series resistance provides current limiting and filtering for the VCCP supply.
C185 - 2232-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3578 ✅ Connected to net $24N3578, which is the VCCP supply for U26 after the series resistor R846.
2 2 GND ✅ Connected to GND, providing the return path for VCCP decoupling. Note that GND and AGND-VGFX are connected through R66 (0Ω jumper), so this connection is functionally equivalent to AGND-VGFX.
R229 - 1130-0234 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Connected to +5VSB power rail, providing the input voltage for the VCC supply path to U26.
2 2 $24N3610 ✅ Connected to net $24N3610, which feeds the VCC pin (pin 47) of U26 and is decoupled by C53. The 2.2Ω series resistance provides current limiting and filtering for the VCC supply.
C53 - 2222-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3610 ✅ Connected to net $24N3610, which is the VCC supply for U26 after the series resistor R229.
2 2 AGND-VGFX ✅ Connected to AGND-VGFX, providing the return path for VCC decoupling to the analog ground plane.
R170 - 1120-0009 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3564 ✅ Connected to net $24N3564, which connects to the VBOOT pin (pin 31) of U26. This resistor likely sets the I2C address configuration.
2 2 AGND-VGFX ✅ Connected to AGND-VGFX, providing the pull-down reference for the VBOOT address configuration.
R203 - 1120-0351 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3542 ✅ Pin 1 connects to the FREQ pin (pin 41) of U26 (NCP81109GMNTXG voltage regulator) to set the switching frequency. A nearby text note indicates the target frequency is 650 kHz.
2 2 AGND-VGFX ✅ Pin 2 connects to AGND-VGFX, which is the analog ground for the VGFX power domain, providing the ground reference for the frequency-setting resistor.
R66 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ 0-ohm jumper connecting main power ground (GND) to analog ground (AGND-VGFX), providing single-point grounding for the voltage regulator.
2 2 AGND-VGFX ✅ 0-ohm jumper connecting main power ground (GND) to analog ground (AGND-VGFX), providing single-point grounding for the voltage regulator.
R231 - 1141-0026 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 VGFX-SW ✅ Connected to VGFX-SW switching node. This is the input side of the RC snubber circuit.
2 2 $24N3623 ✅ Connected to intermediate node $24N3623 which connects to snubber capacitor C187. This completes the RC snubber network.
C187 - 2240-0005 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3623 ✅ Connected to intermediate node $24N3623 from snubber resistor R231. This is the capacitive element of the RC snubber.
2 2 GND ✅ Connected to GND. This completes the RC snubber circuit to ground.
C76 - 123-0005035 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 P +VGFX ✅ Positive terminal correctly connected to +VGFX output rail for bulk output filtering.
2 N GND ✅ Negative terminal correctly connected to GND. Voltage rating of 2V is marginal for tantalum reliability if output voltage approaches or exceeds 1.0V, but connection is electrically correct.
C77 - 123-0005035 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 P +VGFX ✅ Positive terminal correctly connected to +VGFX output rail for bulk output filtering.
2 N GND ✅ Negative terminal correctly connected to GND. Voltage rating of 2V is marginal for tantalum reliability if output voltage approaches or exceeds 1.0V, but connection is electrically correct.
R228 - 1130-0234 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3593 ✅ Pin 1 connects to the BST (bootstrap) pin of U26 (NCP81109GMNTXG multiphase controller). This is part of the bootstrap circuit for the high-side gate driver.
2 2 $24N3596 ✅ Pin 2 connects to the bootstrap capacitor C186, forming the series RC network between BST and SW1 nodes.
C186 - 2222-0008 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $24N3596 ✅ Pin 1 connects to R228 pin 2, forming the bootstrap capacitor connection between the BST node and SW1 node.
2 2 $24N3595 ✅ Pin 2 connects to SW1 (pin 10 of U26), completing the bootstrap capacitor connection between BST and the switch node.
U41 - RT8207 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VTTGND GND ✅ VTTGND pin correctly connected to system ground for VTT LDO power ground return path.
2 VTTSNS +VDIMM_VTT ✅ VTTSNS pin correctly connected to +VDIMM_VTT output for remote voltage sensing of VTT LDO.
3 GND GND ✅ GND pin correctly connected to system ground for analog ground reference.
4 MODE GND ✅ MODE pin connected to GND, but this pin is not documented in the available RT8207P datasheet, suggesting a different package variant is used.
5 VTTREF $25N769 ✅ VTTREF pin connected to buffered reference output with bypass capacitor C342 (0.22uF), which is larger than the recommended 33nF but should still function correctly.
6 DEM $25N1291 ✅ DEM pin connected to voltage divider network with R810 and R811, but this pin is not documented in the available RT8207P datasheet.
8 VDDQ +VDIMM ✅ VDDQ pin correctly connected to +VDIMM output for reference input and discharge control.
9 FB $25N987 ✅ FB pin correctly connected to resistive voltage divider (R814/R815) to set output voltage to 1.35V for DDR3L operation.
10 S3 EN_VTT ✅ S3 pin correctly connected to EN_VTT signal through R302 for VTT power state control based on sleep mode.
11 S5 EN_VDDQ ✅ S5 pin correctly connected to EN_VDDQ signal through R300 for overall power state control based on sleep mode.
12 TON $25N1081 ✅ TON pin is correctly connected to set switching frequency, but there is a documentation discrepancy between the schematic design note and the actual resistor value used.
13 PGOOD DRAM_PWROK ✅ PGOOD pin correctly connected to DRAM_PWROK signal through R293 to indicate when outputs are in regulation.
14 VDD $25N1195 ✅ VDD pin correctly connected to filtered +5VSB supply through R813 (2.2R) with local bypass capacitor C380.
15 VDDP +5VSB ✅ VDDP pin correctly connected to +5VSB supply with local bypass capacitor C379 for gate driver power.
16 CS $25N1238 ✅ CS pin correctly connected to current limit setting resistor R817 (3.83K) to VDD, setting approximately 11A current limit.
18 PGND GND ✅ PGND pin correctly connected to system ground for low-side MOSFET power ground return.
19 LGATE $25N901 ✅ LGATE pin correctly connected to Q102 low-side MOSFET gate (Q2G) for synchronous rectification.
20 PHASE DDR_PHASE ✅ PHASE pin correctly connected to switching node between MOSFETs and output inductor L11 for current sensing and output filtering.
21 UGATE $25N897 ✅ UGATE pin correctly connected to Q102 high-side MOSFET gate (Q1G) for PWM switching control.
22 BOOT $25N771 ✅ BOOT pin connected to bootstrap network with C309 (0.1uF) and R298 (4.7R), but bootstrap capacitor is 10x smaller than the recommended 1uF value.
23 VLDOIN +VDIMM ✅ VLDOIN pin correctly connected to +VDIMM output to enable tracking discharge mode for VTT LDO.
24 VTT +VDIMM_VTT ✅ VTT pin correctly connected to +VDIMM_VTT output rail with appropriate output capacitance (20.1uF total).
25 GND_PAD GND ✅ GND_PAD (exposed pad) correctly connected to system ground for thermal dissipation and electrical grounding.
L11 - 125-0004454 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 DDR_PHASE ✅ Inductor input is correctly connected to the PHASE switch node from Q102 for buck converter operation.
2 2 +VDIMM ✅ Inductor output is correctly connected to the regulated output voltage +VDIMM with appropriate output capacitors.
C309 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 DDR_PHASE ✅ Bootstrap capacitor negative terminal is correctly connected to the PHASE switch node for high-side gate drive.
2 2 DDR_BST ✅ Bootstrap capacitor positive terminal is correctly connected to the bootstrap node DDR_BST, which connects through R298 to the BOOT pin.
R298 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 $25N771 ✅ Bootstrap resistor input is correctly connected to the BOOT pin of controller U41 through net $25N771.
2 2 DDR_BST ✅ Bootstrap resistor output is correctly connected to the bootstrap node DDR_BST which connects to bootstrap capacitor C309.
Q102 - FDMS3604S ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 Q1G $25N897 ✅ Q1 gate (high-side control FET) is correctly connected to the UGATE output of the controller U41.
2 VIN_A DDR3L_VIN ✅ Q1 drain pins (high-side FET) are correctly connected to the input voltage rail DDR3L_VIN with appropriate input capacitors.
3 VIN_B DDR3L_VIN ✅ Q1 drain pins (high-side FET) are correctly connected to the input voltage rail DDR3L_VIN with appropriate input capacitors.
4 VIN_C DDR3L_VIN ✅ Q1 drain pins (high-side FET) are correctly connected to the input voltage rail DDR3L_VIN with appropriate input capacitors.
5 PGND_A GND ✅ Q2 source pins (low-side sync FET) are correctly connected to ground with multiple pins for low impedance.
6 PGND_B GND ✅ Q2 source pins (low-side sync FET) are correctly connected to ground with multiple pins for low impedance.
7 PGND_C GND ✅ Q2 source pins (low-side sync FET) are correctly connected to ground with multiple pins for low impedance.
8 Q2G $25N901 ✅ Q2 gate (low-side sync FET) is correctly connected to the LGATE output of the controller U41.
9 PHASE DDR_PHASE ✅ PHASE pin (switch node) is correctly connected to the output inductor L11, bootstrap capacitor C309, and controller feedback.
R814 - 1120-0187 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM ✅ Upper feedback resistor connecting output voltage to feedback pin. Part of voltage divider that sets the output voltage to 1.35V.
2 2 $25N987 ✅ Upper feedback resistor connecting output voltage to feedback pin. Part of voltage divider that sets the output voltage to 1.35V.
R815 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $25N987 ✅ Lower feedback resistor connecting feedback pin to ground. Part of voltage divider that sets the output voltage to 1.35V.
2 2 GND ✅ Lower feedback resistor connecting feedback pin to ground. Part of voltage divider that sets the output voltage to 1.35V.
C382 - 2220-0047 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM ✅ Compensation capacitor connected in parallel with upper feedback resistor R814. Provides phase compensation for feedback loop stability.
2 2 $25N987 ✅ Compensation capacitor connected in parallel with upper feedback resistor R814. Provides phase compensation for feedback loop stability.
R817 - 1120-0267 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $25N1195 ✅ Resistor connecting VDD supply to CS (current sense) pin of U41. Likely sets overcurrent protection threshold.
2 2 $25N1238 ✅ Resistor connecting VDD supply to CS (current sense) pin of U41. Likely sets overcurrent protection threshold.
R816 - 1120-0149 ❌

DRCY flagged 1 potential issues in this component.

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ❌
R816 is connected between +5VSB and the TON pin of U41 (RT8207) to set the switching frequency. However, the resistor value of 464K does not match the design constraint stated in the schematic notes.
  • Pin 1 of R816 is connected to the +5VSB net (from schematic)
  • Pin 2 of R816 is connected to net $25N1081, which connects to pin 12 (TON) of U41 (from schematic)
  • U41 is an RT8207M DDR power controller (from schematic)
  • The TON pin of the RT8207 sets the switching frequency of the controller (reasoning)
  • A text note on the schematic states 'Rton=806K , F=285KHz' (from schematic)
  • A text note provides the frequency formula: F= (Vin - 0.5) / 3.85pVinRton (from schematic)
  • R816 has a value of 464K ohms (from schematic)
  • Using the given formula with Vin=5V and Rton=464K gives F ≈ 504 kHz (reasoning)
  • Using the given formula with Vin=5V and Rton=806K gives F ≈ 290 kHz, which matches the stated 285 kHz target (reasoning)
  • The actual resistor value of 464K does not achieve the design target frequency of 285 kHz specified in the schematic notes (reasoning)
  • The resistor value should be verified and potentially changed to approximately 806K to meet the stated frequency requirement of 285 kHz (reasoning)
2 2 $25N1081 ❌
R816 is connected between +5VSB and the TON pin of U41 (RT8207) to set the switching frequency. However, the resistor value of 464K does not match the design constraint stated in the schematic notes.
  • Pin 1 of R816 is connected to the +5VSB net (from schematic)
  • Pin 2 of R816 is connected to net $25N1081, which connects to pin 12 (TON) of U41 (from schematic)
  • U41 is an RT8207M DDR power controller (from schematic)
  • The TON pin of the RT8207 sets the switching frequency of the controller (reasoning)
  • A text note on the schematic states 'Rton=806K , F=285KHz' (from schematic)
  • A text note provides the frequency formula: F= (Vin - 0.5) / 3.85pVinRton (from schematic)
  • R816 has a value of 464K ohms (from schematic)
  • Using the given formula with Vin=5V and Rton=464K gives F ≈ 504 kHz (reasoning)
  • Using the given formula with Vin=5V and Rton=806K gives F ≈ 290 kHz, which matches the stated 285 kHz target (reasoning)
  • The actual resistor value of 464K does not achieve the design target frequency of 285 kHz specified in the schematic notes (reasoning)
  • The resistor value should be verified and potentially changed to approximately 806K to meet the stated frequency requirement of 285 kHz (reasoning)
R300 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SLP_S4_L ✅ 0 ohm jumper connecting SLP_S4_L sleep state signal to EN_VDDQ, which drives the S5 input of U41 (RT8207M). This controls the VDDQ output based on S4 sleep state.
2 2 EN_VDDQ ✅ 0 ohm jumper connecting SLP_S4_L sleep state signal to EN_VDDQ, which drives the S5 input of U41 (RT8207M). This controls the VDDQ output based on S4 sleep state.
R302 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 SLP_S3_L ✅ 0 ohm jumper connecting SLP_S3_L sleep state signal to EN_VTT, which drives the S3 input of U41 (RT8207M). This controls the VTT output based on S3 sleep state.
2 2 EN_VTT ✅ 0 ohm jumper connecting SLP_S3_L sleep state signal to EN_VTT, which drives the S3 input of U41 (RT8207M). This controls the VTT output based on S3 sleep state.
R293 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 DRAM_S4_PWROK ✅ 0 ohm jumper connecting DRAM_PWROK from U41 pin 13 (PGOOD) to system signal DRAM_S4_PWROK. This routes the power good indication from the RT8207M to the system.
2 2 DRAM_PWROK ✅ 0 ohm jumper connecting DRAM_PWROK from U41 pin 13 (PGOOD) to system signal DRAM_S4_PWROK. This routes the power good indication from the RT8207M to the system.
R124 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 DRAM_S4_PWROK ✅ 10K pull-up resistor connecting DRAM_S4_PWROK to +VDIMM. This provides a pull-up for the power good signal from U41.
2 2 +VDIMM ✅ 10K pull-up resistor connecting DRAM_S4_PWROK to +VDIMM. This provides a pull-up for the power good signal from U41.
R810 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $25N1291 ✅ 10K pull-up resistor connecting the DEM pin of U41 to +5VSB. With R811 (pull-down) marked DNI, this sets the DEM pin high to configure the operating mode.
2 2 +5VSB ✅ 10K pull-up resistor connecting the DEM pin of U41 to +5VSB. With R811 (pull-down) marked DNI, this sets the DEM pin high to configure the operating mode.
C379 - 123-0001066 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND. This is the ground reference for the decoupling capacitor.
2 2 +5VSB ✅ Connected to +5VSB. This capacitor provides local decoupling for the +5VSB supply rail.
C380 - 123-0001066 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND. This is the ground reference for the decoupling capacitor.
2 2 $25N1195 ✅ Connected to $25N1195, which is the VDD supply pin of U41 (RT8207). This capacitor provides local decoupling for the IC's VDD supply.
R813 - 110-0004466 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 $25N1195 ✅ Connected to $25N1195, which is the VDD supply pin (pin 14) of U41 (RT8207). This resistor provides current limiting or soft-start functionality between +5VSB and the IC's VDD.
2 2 +5VSB ✅ Connected to +5VSB, the input supply voltage. This pin provides the source voltage for the current-limited VDD supply.
C129 - 123-0005035 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
N ✅ Polarized output capacitor with correct polarity but inadequate voltage rating. Pin P connects to +VDIMM and pin N to GND, which is correct for a tantalum capacitor. However, the 2V voltage rating is insufficient for the 1.35V output rail.
P ✅ Polarized output capacitor with correct polarity but inadequate voltage rating. Pin P connects to +VDIMM and pin N to GND, which is correct for a tantalum capacitor. However, the 2V voltage rating is insufficient for the 1.35V output rail.
C137 - 123-0001176 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output.
2 2 +VDIMM ✅ Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output.
C140 - 123-0001176 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output.
2 2 +VDIMM ✅ Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output.
C141 - 123-0001176 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output.
2 2 +VDIMM ✅ Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output.
C362 - 2232-0012 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM_VTT ✅ Connected to +VDIMM_VTT rail as bulk decoupling capacitor positive terminal, paralleled with C361.
2 2 GND ✅ Connected to GND as bulk decoupling capacitor negative terminal.
C361 - 2232-0012 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM_VTT ✅ Connected to +VDIMM_VTT rail as bulk decoupling capacitor positive terminal.
2 2 GND ✅ Connected to GND as bulk decoupling capacitor negative terminal.
C343 - 123-0001056 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND as high-frequency decoupling capacitor negative terminal.
2 2 +VDIMM_VTT ✅ Connected to +VDIMM_VTT rail as high-frequency decoupling capacitor positive terminal.
C342 - 123-0003769 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND as VTTREF filter capacitor negative terminal.
2 2 $25N769 ✅ Connected to VTTREF pin of U41 (RT8207M) to filter the reference voltage input.
C139 - 123-0001056 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Connected to GND. This is the negative terminal of the high-frequency decoupling capacitor.
2 2 +VDIMM ✅ Connected to +VDIMM output rail. This is the positive terminal of a high-frequency decoupling capacitor for the DDR power supply.
C359 - 2232-0012 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator Pin Name Net Correct? Analysis
1 1 +VDIMM ✅ Connected to +VDIMM output rail. This is the positive terminal of the bulk output capacitor for the DDR power supply.
2 2 GND ✅ Connected to GND. This is the negative terminal of the output capacitor.
R24 - 110-0002560 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8S ✅ Upper feedback resistor correctly connected from output voltage to feedback network.
2 2 +V1P8S_FB ✅ Connected to feedback node, forming voltage divider with R25.
R25 - 110-0004490 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 GND ✅ Lower feedback resistor correctly connected to ground.
2 2 +V1P8S_FB ✅ Connected to feedback node, forming voltage divider with R24.
R22 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 1P8V_EN ✅ 0-ohm jumper correctly passing enable signal to LDO regulator.
2 2 +V1P8S_EN ✅ Connected to U21 enable input, completing the enable signal path.
R23 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8S ✅ Pull-up resistor correctly connected from output voltage to power good signal.
2 2 +V1P8S_PGD ✅ Connected to power good signal output, completing the pull-up resistor configuration.
U21 - APL5933 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 PGOOD +V1P8S_PGD ✅ PGOOD pin correctly connected to +V1P8S_PGD with pull-up resistor R23 to output voltage.
2 EN +V1P8S_EN ✅ EN pin correctly connected to +V1P8S_EN through 0-ohm resistor R22 from enable signal 1P8V_EN.
3 VIN +PS_3VSB ✅ VIN pin correctly connected to +PS_3VSB input supply with proper decoupling capacitors.
4 VDD +PS_3VSB ✅ VDD pin correctly connected to +PS_3VSB, same as VIN pin.
5 NC ✅ NC pin correctly left unconnected as specified.
6 VOUT +V1P8S ✅ VOUT pin correctly connected to +V1P8S output with adequate output capacitors for stability.
7 ADJ +V1P8S_FB ✅ ADJ pin correctly connected to feedback divider network (R24 and R25) that sets output to 1.816V, within 0.9% of target 1.8V.
8 GND1 GND ✅ GND1 pin correctly connected to ground plane.
9 GND2 GND ✅ GND2 pin correctly connected to ground plane.
R150 - 110-0002560 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8A_FB ✅ R150 is correctly configured as the upper feedback resistor (R1) in the voltage divider network for U20's adjustable output voltage.
2 2 +V1P8A ✅ R150 is correctly configured as the upper feedback resistor (R1) in the voltage divider network for U20's adjustable output voltage.
R153 - 110-0002726 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P8A_FB ✅ R153 is correctly configured as the lower feedback resistor (R2) in the voltage divider network for U20's adjustable output voltage.
2 2 GND ✅ R153 is correctly configured as the lower feedback resistor (R2) in the voltage divider network for U20's adjustable output voltage.
R151 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P0A_PWRGD ✅ R151 is correctly configured as a 0-ohm jumper to provide power sequencing from +V1P0A_PWRGD to U20's enable input.
2 2 +V1P8A_EN ✅ R151 is correctly configured as a 0-ohm jumper to provide power sequencing from +V1P0A_PWRGD to U20's enable input.
U20 - NCP606 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 VIN1 +PS_3VSB ✅ VIN1 is correctly connected to +PS_3VSB input power supply.
2 GND GND ✅ GND is correctly connected to ground.
3 EN +V1P8A_EN ✅ EN is correctly connected to +V1P8A_EN, which is driven by +V1P0A_PWRGD through R151 for proper power sequencing.
4 VOUT +V1P8A ✅ VOUT is correctly connected to +V1P8A output rail with adequate decoupling.
5 SENSE/ADJ +V1P8A_FB ✅ SENSE/ADJ is correctly connected to the feedback divider midpoint, setting output voltage to 1.802V (target 1.8V).
6 VIN2 +PS_3VSB ✅ VIN2 is correctly connected to +PS_3VSB, same as VIN1 per datasheet requirement.
7 GND_PAD GND ✅ GND_PAD is correctly connected to ground for thermal and electrical grounding.
U38 - APL5912KAC-TRGS-X ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 GND GND ✅ Ground pin correctly connected to GND net.
2 FB FB_V1P0S ✅ Feedback pin correctly connected to resistor divider network with R136 (40.2K) and R135 (143K), producing approximately 1.025V output.
3 VOUT-2 +V1P0S ✅ Output pins correctly connected to +V1P0S net with adequate output capacitance (76uF total).
4 VOUT-1 +V1P0S ✅ Output pins correctly connected to +V1P0S net with adequate output capacitance (76uF total).
5 VIN-2 +VDIMM ✅ Input pins correctly connected to +VDIMM net with adequate input capacitance (20uF total).
9 VIN-1 +VDIMM ✅ Input pins correctly connected to +VDIMM net with adequate input capacitance (20uF total).
6 VCNTL VCNTL_V1P0S ✅ VCNTL pin connected to +VCC through R320 (10 ohm) with C117 (1uF) bypass capacitor. Configuration appears intentional but cannot be fully verified without datasheet.
7 POK V1P0S_PG ✅ Power good output pin correctly configured with pull-up resistor and drives sequencing logic for downstream regulator.
8 EN 1P0V_EN ✅ Enable pin correctly connected to VCORE_GFX_PG through 0 ohm resistor, meeting the >0.5V enable threshold.
R34 - 110-0003781 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P0A_FB ✅ Upper feedback resistor correctly connected between ADJ feedback node (pin 1) and VOUT (pin 2) with value 6.04K to set output voltage to 1.0V.
2 2 +V1P0A ✅ Upper feedback resistor correctly connected between ADJ feedback node (pin 1) and VOUT (pin 2) with value 6.04K to set output voltage to 1.0V.
R35 - 110-0004494 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P0A_FB ✅ Lower feedback resistor correctly connected between ADJ feedback node (pin 1) and GND (pin 2) with value 23.7K to set output voltage to 1.0V.
2 2 GND ✅ Lower feedback resistor correctly connected between ADJ feedback node (pin 1) and GND (pin 2) with value 23.7K to set output voltage to 1.0V.
R32 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Enable pull-up resistor correctly connected between +5VSB supply (pin 1) and EN input (pin 2) with value 4.7K to enable the regulator when standby power is present.
2 2 +V1P0A_ENABLE ✅ Enable pull-up resistor correctly connected between +5VSB supply (pin 1) and EN input (pin 2) with value 4.7K to enable the regulator when standby power is present.
R33 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +PS_3VSB ✅ Power good pull-up resistor correctly connected between +PS_3VSB supply (pin 1) and PGOOD open-drain output (pin 2) with value 4.7K.
2 2 +V1P0A_PWRGD ✅ Power good pull-up resistor correctly connected between +PS_3VSB supply (pin 1) and PGOOD open-drain output (pin 2) with value 4.7K.
U24 - APL5933 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 PGOOD +V1P0A_PWRGD ✅ PGOOD output is correctly connected to pull-up resistor R33 and used for power sequencing to enable the +V1P8A regulator (U20) through R151.
2 EN +V1P0A_ENABLE ✅ EN input is correctly pulled up to +5VSB through R32 (4.7K), enabling the regulator when the supply is present. R31 pull-down is DNI, making this an always-on configuration.
3 VIN +PS_3VSB ✅ VIN input is correctly connected to +PS_3VSB supply, providing input power to the LDO.
4 VDD +PS_3VSB ✅ VDD input is correctly connected to +PS_3VSB supply, same as VIN. Dual input pins are common in LDO designs for improved power delivery.
5 NC ✅ NC pin is correctly left unconnected as specified.
6 VOUT +V1P0A ✅ VOUT is correctly connected to output capacitors C21 (22uF) and C22 (0.1uF), and to the feedback network through R34.
7 ADJ +V1P0A_FB ✅ ADJ feedback pin is correctly connected to a resistor divider (R34 = 6.04K to VOUT, R35 = 23.7K to GND) that sets the output voltage to 1.0V per the formula Vout = 0.8(1 + R1/R2).
8 GND1 GND ✅ GND1 and GND2 pins are correctly connected to the ground net.
9 GND2 GND ✅ GND1 and GND2 pins are correctly connected to the ground net.
R134 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 V1P0S_PG ✅ Connected to V1P0S_PG power good signal from the 1.0V regulator, serving as the input to the gate drive path for power sequencing.
2 2 1P35V_EN ✅ Connected to 1P35V_EN which drives the gate of Q5 MOSFET, enabling the 1.35V power rail when the 1.0V supply is stable.
Q5 - RXR035N03 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
D DRAIN +VDIMM ✅ Drain is correctly connected to +VDIMM input voltage for high-side load switch configuration.
G GATE 1P35V_EN ✅ Gate is driven by 1P35V_EN signal through R134 (1K) with C105 (0.1uF) filtering. Gate drive voltage adequacy depends on +VCC level; schematic note requires VGS > 2V which needs +VCC > 3.35V.
S SOURCE +V1P35S ✅ Source is correctly connected to +V1P35S output voltage (1.35V) for high-side load switch configuration.
D11 - BAT54A-S ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P0A_PWRGD ✅ Common anode dual Schottky diode correctly configured for wired-AND gate. Pin 3 (common anode) connects to PSGOOD, pins 1 and 2 (cathodes) connect to input signals. The BAT54A-S part number correctly specifies common anode configuration required by this circuit.
2 2 SLP_S3_L ✅ Common anode dual Schottky diode correctly configured for wired-AND gate. Pin 3 (common anode) connects to PSGOOD, pins 1 and 2 (cathodes) connect to input signals. The BAT54A-S part number correctly specifies common anode configuration required by this circuit.
3 3 PSGOOD ✅ Common anode dual Schottky diode correctly configured for wired-AND gate. Pin 3 (common anode) connects to PSGOOD, pins 1 and 2 (cathodes) connect to input signals. The BAT54A-S part number correctly specifies common anode configuration required by this circuit.
R60 - 110-0001957 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +PS_3VSB ✅ Pull-up resistor correctly connected between +PS_3VSB and PSPUP node, providing high level for intermediate stage of Q1 cascaded inverter.
2 2 PSPUP ✅ Pull-up resistor correctly connected between +PS_3VSB and PSPUP node, providing high level for intermediate stage of Q1 cascaded inverter.
R61 - 110-0001957 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VCC3 ✅ Pull-up resistor correctly connected between +VCC3 and SYS_PWRGD output, providing high level when Q1B is off.
2 2 SYS_PWRGD ✅ Pull-up resistor correctly connected between +VCC3 and SYS_PWRGD output, providing high level when Q1B is off.
R206 - 110-0001951 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 PSGOOD ✅ Pull-up resistor correctly connected between PSGOOD and +V1P8S, forming RC delay circuit with C44 that meets the >100ms delay requirement.
2 2 +V1P8S ✅ Pull-up resistor correctly connected between PSGOOD and +V1P8S, forming RC delay circuit with C44 that meets the >100ms delay requirement.
R126 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +5VSB ✅ Pull-up resistor correctly connected between +5VSB and 1P5V_EN_B node, providing high level for intermediate stage of Q3 cascaded inverter.
2 2 1P5V_EN_B ✅ Pull-up resistor correctly connected between +5VSB and 1P5V_EN_B node, providing high level for intermediate stage of Q3 cascaded inverter.
R125 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VCC ✅ Pull-up resistor correctly connected between +VCC and 1P8V_EN output, providing high level when Q3B is off.
2 2 1P8V_EN ✅ Pull-up resistor correctly connected between +VCC and 1P8V_EN output, providing high level when Q3B is off.
R120 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +V1P35S ✅ Pull-up resistor correctly connected between +V1P35S and 1P35V_PWG, providing base bias for Q3A input stage.
2 2 1P35V_PWG ✅ Pull-up resistor correctly connected between +V1P35S and 1P35V_PWG, providing base bias for Q3A input stage.
Q1 - MBT3904 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 E1 GND ✅ Emitter of first NPN transistor (E1) correctly connected to ground for common-emitter configuration.
2 B1 PSGOOD ✅ Base of first NPN transistor (B1) correctly connected to PSGOOD signal through RC delay network.
3 C2 SYS_PWRGD ✅ Collector of second NPN transistor (C2) correctly connected to SYS_PWRGD output with pull-up resistor.
4 E2 GND ✅ Emitter of second NPN transistor (E2) correctly connected to ground for common-emitter configuration.
5 B2 PSPUP ✅ Base of second NPN transistor (B2) correctly connected to PSPUP, which is the output of the first stage.
6 C1 PSPUP ✅ Collector of first NPN transistor (C1) correctly connected to PSPUP intermediate node with pull-up resistor.
Q3 - MBT3904 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 E1 GND ✅ Emitter of first NPN transistor (E1) correctly connected to ground for common-emitter configuration.
2 B1 1P35V_PWG ✅ Base of first NPN transistor (B1) correctly connected to 1P35V_PWG signal with pull-up resistor.
3 C2 1P8V_EN ✅ Collector of second NPN transistor (C2) correctly connected to 1P8V_EN output with pull-up resistor.
4 E2 GND ✅ Emitter of second NPN transistor (E2) correctly connected to ground for common-emitter configuration.
5 B2 1P5V_EN_B ✅ Base of second NPN transistor (B2) correctly connected to 1P5V_EN_B, which is the output of the first stage.
6 C1 1P5V_EN_B ✅ Collector of first NPN transistor (C1) correctly connected to 1P5V_EN_B intermediate node with pull-up resistor.
FB7 - 110-0002124 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 +VCC3 ✅ Input pin connected to +VCC3 rail. This is the source side of the 0-ohm jumper.
2 2 +VCC3S ✅ Output pin connected to +VCC3S rail. Creates a separate power domain for CPU use with 43mA current draw.
R306 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator Pin Name Net Correct? Analysis
1 1 VCORE_GFX_PG ✅ R306 is a 0-ohm resistor connecting VCORE_GFX_PG to 1P0V_EN, enabling power sequencing for the +V1P0S regulator. The connection creates a dependency where U38 is only enabled when the graphics core voltage is good.
2 2 1P0V_EN ✅ R306 is a 0-ohm resistor connecting VCORE_GFX_PG to 1P0V_EN, enabling power sequencing for the +V1P0S regulator. The connection creates a dependency where U38 is only enabled when the graphics core voltage is good.
📤 Upload Missing Datasheets

DRCY was unable to find datasheets for the following components. You can upload datasheets to your repository to use them in future reviews.

Note: DRCY uses AI. Please verify the outputs.

# DRCY Connections Checker Review DRCY reviewed the connections in the 25 page(s) that changed in this DR. From these pages, DRCY selected 401 component(s) to review, and found 7 potential issue(s) in 7 component(s). DRCY has posted comments on the schematic for each potential issue. For more details on the components reviewed and their connections, click on the dropdown below. <details> <summary><b>Component Details</b></summary> DRCY selected and reviewed all connections from the following components of the schematic: <details> <summary><b>CPU1</b> - INTEL_ATOM_E3825_SOC ❌</summary> DRCY flagged 1 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | AK12 | DDI0_RCOMP_P | DDI_RCOMP_N | ❌ | <details><summary>DDI0_RCOMP pins are swapped. Pin AK13 (D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅, negative) connects to DDI_RCOMP_P, and pin AK12 (DDI0_RCOMP_P, positive) connects to DDI_RCOMP_N. These connections should be reversed.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="38.07,31.55,45.57,39.05" aspect-ratio="1.29" } <ul><li>Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative/complement signal of the differential pair <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>Pin AK12 is named DDI0_RCOMP_P with _P suffix explicitly indicating the positive signal of the differential pair <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>Pin AK13 connects to net DDI_RCOMP_P in the schematic <em>(from schematic)</em></li><li>Pin AK12 connects to net DDI_RCOMP_N in the schematic <em>(from schematic)</em></li><li>The overline notation on the entire pin name D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ is Intel&#x27;s way of indicating the negative side of the differential RCOMP pair <em>(reasoning)</em></li><li>Standard differential pair naming convention dictates that the negative pin should connect to a net with _N suffix and the positive pin to a net with _P suffix <em>(reasoning)</em></li><li>The current connections are reversed: AK13 (negative) connects to _P net and AK12 (positive) connects to _N net <em>(reasoning)</em></li><li>These pins should be corrected: AK13 should connect to DDI_RCOMP_N and AK12 should connect to DDI_RCOMP_P <em>(reasoning)</em></li><li>R217 (402 ohm) is correctly placed between DDI_RCOMP_N and DDI_RCOMP_P nets as the compensation resistor <em>(from schematic)</em></li></ul></details> | | AK13 | ~DDI0_RCOMP | DDI_RCOMP_P | ❌ | <details><summary>DDI0_RCOMP pins are swapped. Pin AK13 (D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅, negative) connects to DDI_RCOMP_P, and pin AK12 (DDI0_RCOMP_P, positive) connects to DDI_RCOMP_N. These connections should be reversed.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="38.07,30.96,45.57,38.46" aspect-ratio="1.29" } <ul><li>Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative/complement signal of the differential pair <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>Pin AK12 is named DDI0_RCOMP_P with _P suffix explicitly indicating the positive signal of the differential pair <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>Pin AK13 connects to net DDI_RCOMP_P in the schematic <em>(from schematic)</em></li><li>Pin AK12 connects to net DDI_RCOMP_N in the schematic <em>(from schematic)</em></li><li>The overline notation on the entire pin name D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ is Intel&#x27;s way of indicating the negative side of the differential RCOMP pair <em>(reasoning)</em></li><li>Standard differential pair naming convention dictates that the negative pin should connect to a net with _N suffix and the positive pin to a net with _P suffix <em>(reasoning)</em></li><li>The current connections are reversed: AK13 (negative) connects to _P net and AK12 (positive) connects to _N net <em>(reasoning)</em></li><li>These pins should be corrected: AK13 should connect to DDI_RCOMP_N and AK12 should connect to DDI_RCOMP_P <em>(reasoning)</em></li><li>R217 (402 ohm) is correctly placed between DDI_RCOMP_N and DDI_RCOMP_P nets as the compensation resistor <em>(from schematic)</em></li></ul></details> | | A29 | RESERVED_A29 | GPIO_NC13 | ✅ | Reserved pin configured as GPIO_NC13 with 10K pull-down resistor R102. | | B26 | DDI0_BKLTCTL | | ✅ | DDI0 backlight control signal, no connection shown. | | B28 | DDI0_VDDEN | | ✅ | DDI0 VDD enable signal, no connection shown. | | B30 | GPIO_S0_NC12 | $3N566 | ✅ | GPIO pin connected to test point TP15 via net $3N566. | | C26 | DDI0_DDCDATA | HDMI_DDCDAT | ✅ | DDI0 DDC data connected to HDMI_DDCDAT signal. | | C27 | DDI0_BKLTEN | | ✅ | DDI0 backlight enable signal, no connection shown. | | C28 | DDI0_DDCCLK | HDMI_DDCCLK | ✅ | DDI0 DDC clock connected to HDMI_DDCCLK signal. | | C29 | RESERVED_C29 | | ✅ | Reserved pin, no connection shown in schematic. | | C30 | RESERVED_C30 | | ✅ | Reserved pin, no connection shown in schematic. | | D27 | DDI0_HPD | HDMI_HPD_B | ✅ | DDI0 hot plug detect connected to HDMI_HPD_B signal from inverter U39. | | D28 | RESERVED_D28 | | ✅ | Reserved pin, no connection shown in schematic. | | D32 | RESERVED_D32 | | ✅ | Reserved pin, no connection shown in schematic. | | D34 | RESERVED_D34 | | ✅ | Reserved pin, no connection shown in schematic. | | F28 | RESERVED_F28 | | ✅ | Reserved pin, no connection shown in schematic. | | F32 | RESERVED_F32 | | ✅ | Reserved pin, no connection shown in schematic. | | F34 | RESERVED_F34 | | ✅ | Reserved pin, no connection shown in schematic. | | G30 | DDI1_DDCCLK | GND | ✅ | DDI1 DDC clock intentionally grounded to disable DDI1 interface. | | J28 | RESERVED_J28 | | ✅ | Reserved pin, no connection shown in schematic. | | J30 | DDI1_BKLTEN | | ✅ | DDI1 backlight enable signal, no connection shown. | | J34 | RESERVED_J34 | | ✅ | Reserved pin, no connection shown in schematic. | | K28 | RESERVED_K28 | | ✅ | Reserved pin, no connection shown in schematic. | | K30 | DDI1_HPD | GND | ✅ | DDI1 hot plug detect intentionally grounded to disable DDI1 interface. | | K34 | RESERVED_K34 | | ✅ | Reserved pin, no connection shown in schematic. | | M30 | DDI1_BKLTCTL | | ✅ | DDI1 backlight control signal, no connection shown. | | M32 | RESERVED_M32 | | ✅ | Reserved pin, no connection shown in schematic. | | N30 | DDI1_VDDEN | | ✅ | DDI1 VDD enable signal, no connection shown. | | N32 | RESERVED_N32 | | ✅ | Reserved pin, no connection shown in schematic. | | P14 | RESERVED_P14 | MCSI_RCOMP | ✅ | Reserved pin configured as MCSI_RCOMP with 150-ohm resistor R213 to ground. | | P30 | DDI1_DDCDATA | DDI1_DDCDAT | ✅ | DDI1 DDC data connected to 2.2K pull-down resistor R257 to ground. | | R1 | RESERVED_R1 | | ✅ | Reserved pin, no connection shown in schematic. | | R3 | RESERVED_R3 | | ✅ | Reserved pin, no connection shown in schematic. | | T2 | RESERVED_T2 | | ✅ | Reserved pin, no connection shown in schematic. | | T3 | RESERVED_T3 | | ✅ | Reserved pin, no connection shown in schematic. | | T4 | RESERVED_T4 | | ✅ | Reserved pin, no connection shown in schematic. | | T6 | RESERVED_T6 | | ✅ | Reserved pin, no connection shown in schematic. | | T7 | RESERVED_T7 | | ✅ | Reserved pin, no connection shown in schematic. | | T9 | RESERVED_T9 | | ✅ | Reserved pin, no connection shown in schematic. | | T10 | RESERVED_T10 | | ✅ | Reserved pin, no connection shown in schematic. | | T12 | RESERVED_T12 | | ✅ | Reserved pin, no connection shown in schematic. | | T13 | RESERVED_T13 | | ✅ | Reserved pin, no connection shown in schematic. | | T14 | RESERVED_T14 | | ✅ | Reserved pin, no connection shown in schematic. | | V2 | RESERVED_V2 | | ✅ | Reserved pin, no connection shown in schematic. | | V3 | RESERVED_V3 | | ✅ | Reserved pin, no connection shown in schematic. | | V4 | RESERVED_V4 | | ✅ | Reserved pin, no connection shown in schematic. | | V6 | RESERVED_V6 | | ✅ | Reserved pin, no connection shown in schematic. | | V9 | RESERVED_V9 | | ✅ | Reserved pin, no connection shown in schematic. | | V10 | RESERVED_V10 | | ✅ | Reserved pin, no connection shown in schematic. | | V13 | RESERVED_V13 | | ✅ | Reserved pin, no connection shown in schematic. | | V14 | RESERVED_V14 | | ✅ | Reserved pin, no connection shown in schematic. | | W1 | RESERVED_W1 | | ✅ | Reserved pin, no connection shown in schematic. | | W3 | RESERVED_W3 | | ✅ | Reserved pin, no connection shown in schematic. | | Y2 | RESERVED_Y2 | | ✅ | Reserved pin, no connection shown in schematic. | | Y3 | RESERVED_Y3 | | ✅ | Reserved pin, no connection shown in schematic. | | Y4 | RESERVED_Y4 | | ✅ | Reserved pin, no connection shown in schematic. | | Y6 | RESERVED_Y6 | | ✅ | Reserved pin, no connection shown in schematic. | | Y12 | RESERVED_Y12 | | ✅ | Reserved pin, no connection shown in schematic. | | Y13 | RESERVED_Y13 | | ✅ | Reserved pin, no connection shown in schematic. | | BA1 | VGA_GREEN | | ✅ | VGA green channel output, no connection shown. | | AB2 | RESERVED_AB2 | | ✅ | Reserved pin, no connection shown in schematic. | | AB3 | RESERVED_AB3 | | ✅ | Reserved pin, no connection shown in schematic. | | BA3 | VGA_RED | | ✅ | VGA red channel output, no connection shown. | | AB7 | RESERVED_AB7 | | ✅ | Reserved pin, no connection shown in schematic. | | AB9 | RESERVED_AB9 | | ✅ | Reserved pin, no connection shown in schematic. | | AB12 | RESERVED_AB12 | | ✅ | Reserved pin, no connection shown in schematic. | | AB13 | RESERVED_AB13 | | ✅ | Reserved pin, no connection shown in schematic. | | AB14 | RESERVED_AB14 | | ✅ | Reserved pin, no connection shown in schematic. | | AC1 | DDI1_TXN_3 | | ✅ | DDI1 transmit lane 3 negative differential signal, no connection shown. | | AC3 | DDI1_TXP_3 | | ✅ | DDI1 transmit lane 3 positive differential signal, no connection shown. | | BC1 | VGA_DDCCLK | CRT_CLK | ✅ | VGA DDC clock connected to CRT_CLK signal with 150-ohm termination resistor R39. | | AD2 | DDI1_TXN_2 | | ✅ | DDI1 transmit lane 2 negative differential signal, no connection shown. | | BC2 | VGA_DDCDATA | CRT_DAT | ✅ | VGA DDC data connected to CRT_DAT signal with 150-ohm termination resistor R38. | | AD3 | DDI1_TXP_2 | | ✅ | DDI1 transmit lane 2 positive differential signal, no connection shown. | | AD4 | RESERVED_AD4 | | ✅ | Reserved pin, no connection shown in schematic. | | AD6 | RESERVED_AD6 | | ✅ | Reserved pin, no connection shown in schematic. | | BD2 | VGA_HSYNC | | ✅ | VGA horizontal sync output, no connection shown. | | AF2 | DDI1_TXN_1 | | ✅ | DDI1 transmit lane 1 negative differential signal, no connection shown. | | AF3 | DDI1_TXP_1 | | ✅ | DDI1 transmit lane 1 positive differential signal, no connection shown. | | AF13 | RESERVED_AF13 | | ✅ | Reserved pin, no connection shown in schematic. | | AF14 | RESERVED_AF14 | | ✅ | Reserved pin, no connection shown in schematic. | | AG1 | DDI1_TXN_0 | | ✅ | DDI1 transmit lane 0 negative differential signal, no connection shown. | | BF2 | VGA_VSYNC | | ✅ | VGA vertical sync output, no connection shown. | | AG3 | DDI1_TXP_0 | | ✅ | DDI1 transmit lane 0 positive differential signal, no connection shown. | | AH2 | RESERVED_VSS3 | $3N554 | ✅ | Reserved VSS pin connected to ground through 0-ohm resistor R43. | | AH3 | RESERVED_VSS2 | $3N552 | ✅ | Reserved VSS pin connected to ground through 0-ohm resistor R46. | | AH13 | RESERVED_AH13 | | ✅ | Reserved pin, no connection shown in schematic. | | AH14 | RESERVED_AH14 | | ✅ | Reserved pin, no connection shown in schematic. | | AK2 | DDI1_AUXN | | ✅ | DDI1 auxiliary channel negative signal, no connection shown. | | AK3 | DDI1_AUXP | | ✅ | DDI1 auxiliary channel positive signal, no connection shown. | | AL1 | DDI0_AUXN | | ✅ | DDI0 auxiliary channel negative signal, no connection shown. | | AL3 | DDI0_AUXP | | ✅ | DDI0 auxiliary channel positive signal, no connection shown. | | AM2 | RESERVED_VSS1 | $3N589 | ✅ | Reserved VSS pin connected to ground through 0-ohm resistor R41. | | AM3 | RESERVED_VSS0 | $3N579 | ✅ | Reserved VSS pin connected to ground through 0-ohm resistor R42. | | AM13 | RESERVED_AM13 | | ✅ | Reserved pin, no connection shown in schematic. | | AM14 | RESERVED_AM14 | | ✅ | Reserved pin, no connection shown in schematic. | | AP2 | DDI0_TXN_3 | HDMI_CLK_DN | ✅ | DDI0 transmit lane 3 negative connected to HDMI clock negative signal. | | AP3 | DDI0_TXP_3 | HDMI_CLK_DP | ✅ | DDI0 transmit lane 3 positive connected to HDMI clock positive signal. | | AR1 | DDI0_TXN_2 | HDMI_TX0_DN | ✅ | DDI0 transmit lane 2 negative connected to HDMI data lane 0 negative signal. | | AR3 | DDI0_TXP_2 | HDMI_TX0_DP | ✅ | DDI0 transmit lane 2 positive connected to HDMI data lane 0 positive signal. | | AT2 | DDI0_TXP_1 | HDMI_TX1_DP | ✅ | DDI0 transmit lane 1 positive connected to HDMI data lane 1 positive signal. | | AT3 | DDI0_TXN_1 | HDMI_TX1_DN | ✅ | DDI0 transmit lane 1 negative connected to HDMI data lane 1 negative signal. | | AV2 | DDI0_TXN_0 | HDMI_TX2_DN | ✅ | DDI0 transmit lane 0 negative connected to HDMI data lane 2 negative signal. | | AV3 | DDI0_TXP_0 | HDMI_TX2_DP | ✅ | DDI0 transmit lane 0 positive connected to HDMI data lane 2 positive signal. | | AW1 | VGA_IREF | $3N548 | ✅ | VGA DAC reference current pin correctly connected through 357-ohm resistor R40 to ground. | | AY2 | VGA_BLUE | | ✅ | VGA blue channel output, no connection shown. | | AY3 | VGA_IRTN | GND | ✅ | VGA current return pin correctly connected to ground. | </details> <details> <summary><b>U39</b> - SN74LVC1G14DCKR ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/lit/ds/symlink/sn74lvc1g14.pdf?ts=1753365169590&ref_url=https%25253A%25252F%25252Fwww.ti.com%25252Fproduct%25252FSN74LVC1G14) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/SN74LVC1G14DCKR) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | NC | | ✅ | No-connect pin is correctly left unconnected per datasheet recommendation. | | 2 | A | HDMI_HPD | ✅ | Input pin A is correctly connected to HDMI_HPD signal for Schmitt trigger buffering. | | 3 | GND | GND | ✅ | Ground pin is correctly connected to GND. | | 4 | Y | HDMI_HPD_B | ✅ | Output pin Y is correctly connected to HDMI_HPD_B, providing inverted buffered signal to CPU1. | | 5 | VCC | +V1P8S | ✅ | VCC pin is correctly powered from +V1P8S (1.8V), which is within the valid operating range. | </details> <details> <summary><b>R40</b> - 357R ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004695) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $3N548 | ✅ | 357-ohm resistor correctly connected between CPU VGA_IREF pin and ground to set VGA DAC reference current. | | 2 | 2 | GND | ✅ | 357-ohm resistor correctly connected between CPU VGA_IREF pin and ground to set VGA DAC reference current. | </details> <details> <summary><b>R213</b> - 150R ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002631) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | MCSI_RCOMP | ✅ | 150 ohm compensation resistor connected between MCSI_RCOMP and ground. This provides impedance compensation for the MIPI CSI camera interface. | | 2 | 2 | GND | ✅ | 150 ohm compensation resistor connected between MCSI_RCOMP and ground. This provides impedance compensation for the MIPI CSI camera interface. | </details> <details> <summary><b>R217</b> - 402R ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004476) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDI_RCOMP_N | ✅ | 402 ohm compensation resistor connected between DDI_RCOMP_N and DDI_RCOMP_P. Due to the pin swap on CPU1 (AK12/AK13), this resistor is effectively connected backwards, but will still function correctly as a compensation resistor since it's a symmetric two-terminal component. | | 2 | 2 | DDI_RCOMP_P | ✅ | 402 ohm compensation resistor connected between DDI_RCOMP_N and DDI_RCOMP_P. Due to the pin swap on CPU1 (AK12/AK13), this resistor is effectively connected backwards, but will still function correctly as a compensation resistor since it's a symmetric two-terminal component. | </details> <details> <summary><b>R257</b> - 2K20 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001984) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDI1_DDCDAT | ✅ | Connected to DDI1_DDCDAT signal from CPU1 pin P30. | | 2 | 2 | GND | ✅ | Connected to ground. | </details> <details> <summary><b>CPU1</b> - INTEL_ATOM_E3825_SOC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | C24 | ~PROCHOT | VR_HOT_L | ✅ | PROCHOT# thermal alert signal connected through 73.2 ohm resistor to +V1P0S. This unusually low resistance value appears intentional for voltage regulator interface, though it results in higher current draw than typical pull-up resistors. | | N34 | RESERVED_N34 | | ✅ | Reserved pin, not connected. | | P34 | RESERVED_P34 | | ✅ | Reserved pin, not connected. | | BA12 | SATA_GP0 | SATA_GP0 | ✅ | SATA general purpose signal 0 with pull-down resistor. | | BA16 | SATA_RXN_1 | SATA1_RXN | ✅ | SATA port 1 receive negative signal with AC coupling capacitor to mSATA interface. | | BA18 | SD2_CLK | | ✅ | SD2 clock signal, not connected. | | BA20 | SD2_D2 | | ✅ | SD2 data line 2, not connected. | | BA24 | ~MMC1_RST | | ✅ | MMC1 reset signal, not connected. | | BA26 | SD3_D3 | SD3_D3 | ✅ | SD3 data line 3 connected to SD card interface. | | BA30 | LPE_I2S2_FRM | LPE_I2S_FRM | ✅ | I2S frame sync signal with pull-up resistor. | | BB3 | RESERVED_BB3 | | ✅ | Reserved pin, not connected. | | BB4 | RESERVED_BB4 | | ✅ | Reserved pin, not connected. | | BB5 | RESERVED_VSS6 | RESERVED_VSS6 | ✅ | Reserved VSS pin connected to ground through 0 ohm resistor. | | BB7 | RESERVED_VSS7 | RESERVED_VSS7 | ✅ | Reserved VSS pin connected to ground through 0 ohm resistor. | | BB10 | RESERVED_VSS4 | ICLK_SATA_TERMP | ✅ | Reserved VSS pin used for SATA termination positive, connected to ground through 0 ohm resistor. Bay Trail-I specific connection. | | BC10 | RESERVED_VSS5 | ICLK_SATA_TERMN | ✅ | Reserved VSS pin used for SATA termination negative, connected to ground through 0 ohm resistor. Bay Trail-I specific connection. | | BC18 | SD2_CMD | | ✅ | SD2 command signal, not connected. | | BC24 | SD3_CD# | SD3_CD# | ✅ | SD3 card detect signal tied to write protect through 0 ohm resistor. | | BC30 | LPE_I2S2_DATAOUT | LPE_I2S_DATOUT | ✅ | I2S data output signal with strap resistor configuration. | | BD5 | SD3_WP_BD5 | SD3_WP | ✅ | SD3 write protect signal tied to card detect through 0 ohm resistor. Bay Trail-I specific pin. | | BD7 | ~PCIE_CLKREQ_1 | CLKREQ1_B | ✅ | PCIe clock request 1 signal with pull-up resistor. | | BD10 | SATA_TXP1 | SATA1_TXP | ✅ | SATA port 1 transmit positive signal with AC coupling capacitor to mSATA interface. | | BD18 | ~SD2_D3_CD | | ✅ | SD2 data line 3 / card detect signal, not connected. | | BD20 | SD2_D1 | | ✅ | SD2 data line 1, not connected. | | BD22 | ~SD3_PWREN | /SD3+PWREN | ✅ | SD3 power enable signal (active low), no pull-up shown on this page. | | BD26 | SD3_D1 | SD3_D1 | ✅ | SD3 data line 1 connected to SD card interface. | | BD28 | LPE_I2S2_DATAIN | LPE_I2S_DATIN | ✅ | I2S data input signal, no termination shown. | | BE3 | ~PCIE_CLKREQ_3 | mPCIe_CLKREQ3_B | ✅ | PCIe clock request 3 signal for mini PCIe with pull-up resistor. | | BF6 | SATA_TXP_0 | SATA0_TXP | ✅ | SATA port 0 transmit positive signal with AC coupling capacitor to connector. | | BF10 | SATA_TXN_1 | SATA1_TXN | ✅ | SATA port 1 transmit negative signal with AC coupling capacitor to mSATA interface. | | BF20 | HDA_LPE_RCOMP | HDA_RCOMP | ✅ | HD Audio / LPE compensation resistor pin with 49.9 ohm resistor to ground. | | BF22 | SD3_1P8EN | SD3_1P8EN | ✅ | SD3 1.8V enable signal, no pull-up or pull-down shown on this page. | | BF26 | SD3_RCOMP | SD3_RCOMP | ✅ | SD3 compensation resistor pin with 49.9 ohm resistor to ground. | | BF28 | LPE_I2S2_CLK | LPE_I2S_CLK | ✅ | I2S clock signal, no termination shown. | | BG3 | ~PCIE_CLKREQ_0 | CLKREQ0_B | ✅ | PCIe clock request 0 signal with pull-up resistor. | | BG5 | ~PCIE_CLKREQ_2 | LAN_CLKREQ2_B | ✅ | PCIe clock request 2 signal for LAN with pull-up resistor. | | BG7 | SATA_TXN_0 | SATA0_TXN | ✅ | SATA port 0 transmit negative signal with AC coupling capacitor to connector. | | BG18 | GPIO_S0_SC_15 | | ✅ | GPIO signal, not connected. | | BG19 | HDA_SDI0 | | ✅ | HD Audio serial data input 0, not connected. | | BG20 | HDA_SDO | | ✅ | HD Audio serial data output, not connected. | | BG21 | HDA_SDI1 | | ✅ | HD Audio serial data input 1, not connected. | | BG22 | ~HDA_RST | | ✅ | HD Audio reset signal, not connected. | | BH18 | GPIO_S0_SC_14 | | ✅ | GPIO signal, not connected. | | BH20 | HDA_SYNC | | ✅ | HD Audio sync signal, not connected. | | AK7 | RESERVED_AK7 | | ✅ | Reserved pin, not connected. | | AK9 | RESERVED_AK9 | | ✅ | Reserved pin, not connected. | | BJ21 | HDA_CLK | | ✅ | HD Audio clock signal, not connected. | | AP4 | PCIE_TXN_3 | mPCIE_TX_N | ✅ | PCIe lane 3 transmit negative signal connected to mini PCIe slot. | | AP6 | PCIE_TXP_3 | mPCIE_TX_P | ✅ | PCIe lane 3 transmit positive signal connected to mini PCIe slot. | | AP7 | PCIE_RXN_3 | mPCIE_RX_N | ✅ | PCIe lane 3 receive negative signal connected to mini PCIe slot. | | AP9 | PCIE_RXP_3 | mPCIE_RX_P | ✅ | PCIe lane 3 receive positive signal connected to mini PCIe slot. | | AP10 | PCIE_RXN_2 | PCIE_RXN2 | ✅ | PCIe lane 2 receive negative signal connected to LAN interface. | | AP12 | PCIE_RXP_2 | PCIE_RXP2 | ✅ | PCIe lane 2 receive positive signal connected to LAN interface. | | AP13 | PCIE_RCOMP_N_AP13_AP13 | PCIE_RCOMP_N | ✅ | PCIe compensation resistor negative pin with 402 ohm resistor to positive pin. | | AP14 | PCIE_RCOMP_P_AP14_AP14 | PCIE_RCOMP_P | ✅ | PCIe compensation resistor positive pin with 402 ohm resistor to negative pin. | | AT6 | PCIE_TXN_2 | PCIE_TXN2 | ✅ | PCIe lane 2 transmit negative signal connected to LAN interface. | | AT7 | PCIE_TXP_2 | PCIE_TXP2 | ✅ | PCIe lane 2 transmit positive signal connected to LAN interface. | | AT9 | PCIE_RXN_1 | | ✅ | PCIe lane 1 receive negative signal, not connected. | | AT10 | PCIE_RXP_1 | | ✅ | PCIe lane 1 receive positive signal, not connected. | | AT13 | PCIE_RXN_0 | | ✅ | PCIe lane 0 receive negative signal, not connected. | | AT14 | PCIE_RXP_0 | | ✅ | PCIe lane 0 receive positive signal, not connected. | | AT18 | SATA_RCOMP_N_AT18 | SATA_RCOMP_N | ✅ | SATA compensation resistor negative pin with 402 ohm resistor to positive pin. | | AT20 | MMC1_D3 | | ✅ | MMC1 data line 3, not connected. | | AT22 | MMC1_CLK | | ✅ | MMC1 clock signal, not connected. | | AT26 | MMC1_D6 | | ✅ | MMC1 data line 6, not connected. | | AT28 | SD3_D0 | SD3_D0 | ✅ | SD3 data line 0 connected to SD card interface. | | AU16 | SATA_RXP_0 | SATA0_RXP | ✅ | SATA port 0 receive positive signal with AC coupling capacitor to connector. | | AU18 | SATA_RCOMP_P_AU18 | SATA_RCOMP_P | ✅ | SATA compensation resistor positive pin with 402 ohm resistor to negative pin. | | AU20 | MMC1_D7 | | ✅ | MMC1 data line 7, not connected. | | AU22 | MMC1_D1 | | ✅ | MMC1 data line 1, not connected. | | AU26 | MMC1_D5 | | ✅ | MMC1 data line 5, not connected. | | AU28 | SD3_D2 | SD3_D2 | ✅ | SD3 data line 2 connected to SD card interface. | | AV4 | PCIE_TXN_1 | | ✅ | PCIe lane 1 transmit negative signal, not connected. | | AV6 | PCIE_TXP_1 | | ✅ | PCIe lane 1 transmit positive signal, not connected. | | AV9 | RESERVED_AV9 | | ✅ | Reserved pin, not connected. | | AV10 | RESERVED_AV10 | | ✅ | Reserved pin, not connected. | | AV16 | SATA_RXN_0 | SATA0_RXN | ✅ | SATA port 0 receive negative signal with AC coupling capacitor to connector. | | AV20 | MMC1_D0 | | ✅ | MMC1 data line 0, not connected. | | AV22 | MMC1_D2 | | ✅ | MMC1 data line 2, not connected. | | AV26 | MMC1_CMD | | ✅ | MMC1 command signal, not connected. | | AV28 | SD3_CMD | SD3_CMD | ✅ | SD3 command signal connected to SD card interface. | | AY6 | PCIE_TXN_0 | | ✅ | PCIe lane 0 transmit negative signal, not connected. | | AY7 | PCIE_TXP_0 | | ✅ | PCIe lane 0 transmit positive signal, not connected. | | AY12 | ~SATA_LED | SATA_LED_B | ✅ | SATA LED control signal with current limiting resistor driving LED through jumper. | | AY14 | SATA_GP1 | SATA_GP1 | ✅ | SATA general purpose signal 1 with pull-down resistor. | | AY16 | SATA_RXP_1 | SATA1_RXP | ✅ | SATA port 1 receive positive signal with AC coupling capacitor to mSATA interface. | | AY18 | MMC1_RCOMP | MMC1_RCOMP | ✅ | MMC1 compensation resistor pin with 49.9 ohm resistor to ground. | | AY20 | SD2_D0 | | ✅ | SD2 data line 0, not connected. | | AY24 | MMC1_D4 | | ✅ | MMC1 data line 4, not connected. | | AY26 | SD3_CLK | SD3_CLK | ✅ | SD3 clock signal connected to SD card interface. | </details> <details> <summary><b>J3</b> - HDR_7POS_SER_GOLD_SATA_R/A ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.molex.com/pdm_docs/ps/PS-67490-001.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0003610) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground pin correctly connected to GND net for signal return path. | | 2 | 2 | SATA0_TXP_C | ✅ | Transmit positive signal (A+) correctly connected through AC coupling capacitor C10 to CPU SATA0_TXP output. | | 3 | 3 | SATA0_TXN_C | ✅ | Transmit negative signal (A-) correctly connected through AC coupling capacitor C11 to CPU SATA0_TXN output. | | 4 | 4 | GND | ✅ | Ground pin correctly connected to GND net for signal return path. | | 5 | 5 | SATA0_RXN_C | ✅ | Receive negative signal (B-) correctly connected through AC coupling capacitor C12 to CPU SATA0_RXN input. | | 6 | 6 | SATA0_RXP_C | ✅ | Receive positive signal (B+) correctly connected through AC coupling capacitor C13 to CPU SATA0_RXP input. | | 7 | 7 | GND | ✅ | Ground pin correctly connected to GND net for signal return path. | | MH1 | | | ✅ | Mounting hole correctly connected to GND_EARTH for chassis ground connection. | | MH2 | | | ✅ | Mounting hole correctly connected to GND_EARTH for chassis ground connection. | </details> <details> <summary><b>C10</b> - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA0_TXP_C | ✅ | AC coupling capacitor connector side, connected to SATA0_TXP_C from J3 pin 2. | | 2 | 2 | SATA0_TXP | ✅ | AC coupling capacitor CPU side, connected to SATA0_TXP going to CPU1 pin BF6. | </details> <details> <summary><b>R239</b> - 402 ohm 1% 1/4W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004476) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA_RCOMP_N | ✅ | SATA RCOMP resistor connecting SATA_RCOMP_N to CPU1 pin AT18. | | 2 | 2 | SATA_RCOMP_P | ✅ | SATA RCOMP resistor connecting SATA_RCOMP_P to CPU1 pin AU18. | </details> <details> <summary><b>C180</b> - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mSATA_TX_N | ✅ | AC coupling capacitor for mSATA interface, connected to mSATA_TX_N. | | 2 | 2 | SATA1_TXN | ✅ | AC coupling capacitor CPU side, connected to SATA1_TXN going to CPU1 pin BF10. | </details> <details> <summary><b>C177</b> - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mSATA_RX_N | ✅ | AC coupling capacitor for mSATA interface, connected to mSATA_RX_N. | | 2 | 2 | SATA1_RXN | ✅ | AC coupling capacitor CPU side, connected to SATA1_RXN going to CPU1 pin BA16. | </details> <details> <summary><b>C12</b> - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA0_RXN_C | ✅ | AC coupling capacitor connector side, connected to SATA0_RXN_C from J3 pin 5. | | 2 | 2 | SATA0_RXN | ✅ | AC coupling capacitor CPU side, connected to SATA0_RXN going to CPU1 pin AV16. | </details> <details> <summary><b>C179</b> - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mSATA_TX_P | ✅ | AC coupling capacitor for mSATA interface, connected to mSATA_TX_P. | | 2 | 2 | SATA1_TXP | ✅ | AC coupling capacitor CPU side, connected to SATA1_TXP going to CPU1 pin BD10. | </details> <details> <summary><b>C13</b> - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA0_RXP_C | ✅ | AC coupling capacitor connector side, connected to SATA0_RXP_C from J3 pin 6. | | 2 | 2 | SATA0_RXP | ✅ | AC coupling capacitor CPU side, connected to SATA0_RXP going to CPU1 pin AU16. | </details> <details> <summary><b>C11</b> - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA0_TXN_C | ✅ | AC coupling capacitor connector side, connected to SATA0_TXN_C from J3 pin 3. | | 2 | 2 | SATA0_TXN | ✅ | AC coupling capacitor CPU side, connected to SATA0_TXN going to CPU1 pin BG7. | </details> <details> <summary><b>C178</b> - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mSATA_RX_P | ✅ | AC coupling capacitor for mSATA interface, connected to mSATA_RX_P. | | 2 | 2 | SATA1_RXP | ✅ | AC coupling capacitor CPU side, connected to SATA1_RXP going to CPU1 pin AY16. | </details> <details> <summary><b>R74</b> - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Zero ohm resistor connecting GND to ICLK_SATA_TERMN termination. | | 2 | 2 | ICLK_SATA_TERMN | ✅ | Zero ohm resistor connecting ICLK_SATA_TERMN to CPU1 pin BC10 (RESERVED_VSS5). | </details> <details> <summary><b>R73</b> - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Zero ohm resistor connecting GND to ICLK_SATA_TERMP termination. | | 2 | 2 | ICLK_SATA_TERMP | ✅ | Zero ohm resistor connecting ICLK_SATA_TERMP to CPU1 pin BB10 (RESERVED_VSS4). | </details> <details> <summary><b>R258</b> - 110-0003059 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0003059) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 49.9 ohm compensation resistor connected between GND (pin 1) and SD3_RCOMP (pin 2), providing impedance calibration for the SD3 interface. | | 2 | 2 | SD3_RCOMP | ✅ | 49.9 ohm compensation resistor connected between GND (pin 1) and SD3_RCOMP (pin 2), providing impedance calibration for the SD3 interface. | </details> <details> <summary><b>R354</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SD3_WP | ✅ | Pin 1 is connected to SD3_WP (CPU1 pin BD5), which is jumpered to SD3_CD# via this 0 ohm resistor. | | 2 | 2 | SD3_CD# | ✅ | Pin 2 is connected to SD3_CD# (CPU1 pin BC24), which is jumpered to SD3_WP via this 0 ohm resistor. | </details> <details> <summary><b>R190</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | CLKREQ1_B | ✅ | 10K pull-up resistor on CLKREQ1_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal. | | 2 | 2 | +V1P8S | ✅ | 10K pull-up resistor on CLKREQ1_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal. | </details> <details> <summary><b>R218</b> - 110-0004476 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004476) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PCIE_RCOMP_P | ✅ | 402 ohm compensation resistor connected between PCIE_RCOMP_P and PCIE_RCOMP_N pins of the CPU. This provides impedance calibration for the PCIe interface. | | 2 | 2 | PCIE_RCOMP_N | ✅ | 402 ohm compensation resistor connected between PCIE_RCOMP_P and PCIE_RCOMP_N pins of the CPU. This provides impedance calibration for the PCIe interface. | </details> <details> <summary><b>R191</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | CLKREQ0_B | ✅ | 10K pull-up resistor on CLKREQ0_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal. | | 2 | 2 | +V1P8S | ✅ | 10K pull-up resistor on CLKREQ0_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal. | </details> <details> <summary><b>R72</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | RESERVED_VSS6 | ✅ | 0 ohm resistor connecting RESERVED_VSS6 pin to GND. Provides flexible connection of reserved ground pin to main ground plane. | | 2 | 2 | GND | ✅ | 0 ohm resistor connecting RESERVED_VSS6 pin to GND. Provides flexible connection of reserved ground pin to main ground plane. | </details> <details> <summary><b>R71</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN_CLKREQ2_B | ✅ | 10K pull-up resistor on LAN_CLKREQ2_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal. | | 2 | 2 | +V1P8S | ✅ | 10K pull-up resistor on LAN_CLKREQ2_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal. | </details> <details> <summary><b>R2</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mPCIe_CLKREQ3_B | ✅ | 10K pull-up resistor on mPCIe_CLKREQ3_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal. | | 2 | 2 | +V1P8S | ✅ | 10K pull-up resistor on mPCIe_CLKREQ3_B signal to +V1P8S. Provides pull-up for active-low PCIe clock request signal. | </details> <details> <summary><b>R192</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | RESERVED_VSS7 | ✅ | 0 ohm resistor connecting RESERVED_VSS7 pin to GND. Provides flexible connection of reserved ground pin to main ground plane. | | 2 | 2 | GND | ✅ | 0 ohm resistor connecting RESERVED_VSS7 pin to GND. Provides flexible connection of reserved ground pin to main ground plane. | </details> <details> <summary><b>R242</b> - 110-0003059 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0003059) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDA_RCOMP | ✅ | Pin 1 connects to HDA_RCOMP net, which goes to CPU1 pin BF20 (HDA_LPE_RCOMP). This provides the compensation/reference resistor for the High Definition Audio interface. | | 2 | 2 | GND | ✅ | Pin 2 connects to GND, providing the ground reference for the HDA compensation resistor. This is the correct configuration for an HDA_RCOMP resistor. | </details> <details> <summary><b>R240</b> - 110-0003059 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0003059) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 is correctly connected to GND, providing the ground reference for the RCOMP resistor. | | 2 | 2 | MMC1_RCOMP | ✅ | Pin 2 is correctly connected to MMC1_RCOMP on the CPU, providing impedance calibration for the MMC1 interface. | </details> <details> <summary><b>R259</b> - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GPIO_S5_10_UNLOCK | ✅ | This 1K resistor connects GPIO_S5_10_UNLOCK to the LPE I2S data output signal from the CPU. The purpose of this unusual connection is unclear without the CPU datasheet, but it appears to be intentional. | | 2 | 2 | LPE_I2S_DATOUT | ✅ | This 1K resistor connects GPIO_S5_10_UNLOCK to the LPE I2S data output signal from the CPU. The purpose of this unusual connection is unclear without the CPU datasheet, but it appears to be intentional. | </details> <details> <summary><b>R179</b> - 110-0001960 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001960) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA_LED_B | ✅ | Connected to SATA_LED_B net from CPU1 pin AY12. Serves as the CPU side of the current limiting resistor for the SATA LED drive circuit. | | 2 | 2 | SATA_LED_R | ✅ | Connected to SATA_LED_R net which connects to jumper J6. Serves as the jumper side of the current limiting resistor. | </details> <details> <summary><b>J6</b> - HDR_2POS_DUAL_TIN ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0002513) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | Connected to +V1P8S supply voltage. Provides the supply voltage for the SATA LED circuit when the jumper is installed. | | 2 | 2 | SATA_LED_R | ✅ | Connected to SATA_LED_R net. Connects to the resistor side of the SATA LED circuit, allowing the jumper to enable/disable the LED function. | </details> <details> <summary><b>R221</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing the ground reference for the pull-down resistor. | | 2 | 2 | SATA_GP1 | ✅ | Connected to SATA_GP1, pulling this SATA general purpose pin to ground through 10K ohm. | </details> <details> <summary><b>R220</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing the ground reference for the pull-down resistor. | | 2 | 2 | SATA_GP0 | ✅ | Connected to SATA_GP0, pulling this SATA general purpose pin to ground through 10K ohm. | </details> <details> <summary><b>R255</b> - 110-0004474 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004474) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VR_HOT_L | ✅ | Connected to VR_HOT_L net, which connects to CPU1 PROCHOT pin (C24). This is the thermal management signal from the processor. | | 2 | 2 | +V1P0S | ✅ | Connected to +V1P0S (1.0V supply), providing pull-up voltage for the PROCHOT signal. The use of 1.0V and 73.2 ohm value is unusual but may be intentional per CPU specifications. | </details> <details> <summary><b>CPU1</b> - INTEL_ATOM_E3825_SOC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.dropbox.com/scl/fi/ih5r1vnvni0c1fyd77poh/User-Manual_VTC-1011-C2K.pdf?rlkey=wu4u903qx7oyxh52ns5utoq7t&st=8r3u2903&dl=1) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/ATOM%20E3825) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A9 | ILB_RTC_X2 | BRTCX2 | ✅ | ILB_RTC_X2 is correctly connected to 32.768kHz RTC crystal with appropriate load capacitor and feedback resistor. | | A13 | GPIO_S5_9 | SOC_USB_HOST_EN1 | ✅ | GPIO_S5_9 is correctly connected to USB host enable 1 signal. | | A17 | GPIO_S5_3 | mPCIE_WAKEB | ✅ | GPIO_S5_3 is correctly connected to mini-PCIe wake signal with optional pull-up resistor. | | A21 | PCU_SPI_MOSI | SOC_SPI_MOSI | ✅ | PCU_SPI_MOSI is correctly connected to SPI master out slave in with series resistor for signal integrity. | | A25 | SVID_DATA | SVID_DATA | ✅ | SVID_DATA is correctly connected to Serial VID data with series resistor for signal integrity. | | B7 | PMC_CORE_PWROK | PMC_CORE_PWROK | ✅ | PMC_CORE_PWROK is correctly connected to core power OK signal with zero-ohm resistor to system power good. | | B8 | ILB_RTC_EXTPAD | BVCCRTC_EXTPAD | ✅ | ILB_RTC_EXTPAD is correctly connected to RTC external pad with filter capacitor and battery backup circuit. | | B10 | ~PMC_RSMRST | PMC_RSMRST | ✅ | PMC_RSMRST is correctly connected to resume reset signal with pull-up to +3VSB and pull-down to GND creating a voltage divider for default high state. | | B14 | GPIO_S5_6 | BOM_OP2 | ✅ | GPIO_S5_6 is correctly connected to BOM option 2 signal. | | B16 | GPIO_S5_1 | SOC_GPIO_S5_1 | ✅ | GPIO_S5_1 is correctly connected to general purpose GPIO. | | B18 | GPIO_S5_0 | SOC_GPIO_S5_0 | ✅ | GPIO_S5_0 is correctly connected to general purpose GPIO. | | B22 | PCU_SPI_MISO | SOC_SPI_MISO | ✅ | PCU_SPI_MISO is correctly connected to SPI master in slave out with series resistor for signal integrity. | | B24 | ~SVID_ALERT | SVID_ALERT | ✅ | SVID_ALERT is correctly connected to Serial VID alert with series resistor and pull-up to +V1P0S. | | C9 | ILB_RTC_X1 | BRTCX1 | ✅ | ILB_RTC_X1 is correctly connected to 32.768kHz RTC crystal with appropriate load capacitor and feedback resistor. | | C11 | ~ILB_RTC_TEST | ILB_RTC_TESTB | ✅ | ILB_RTC_TEST is left unconnected which may be acceptable if the pin has an internal pull-up, but should be verified. | | C12 | ~ILB_RTC_RST | RTCRST_L | ✅ | ILB_RTC_RST is correctly connected with pull-up resistor to +RTCVCC and filter capacitor to GND. | | C13 | GPIO_S5_8 | SOC_USB_HOST_EN0 | ✅ | GPIO_S5_8 is correctly connected to USB host enable 0 signal. | | C15 | GPIO_S5_7 | BOM_OP3 | ✅ | GPIO_S5_7 is correctly connected to BOM option 3 signal. | | C16 | GPIO_S5_5 | BOM_OP1 | ✅ | GPIO_S5_5 is correctly connected to BOM option 1 signal. | | C17 | GPIO_S5_4 | BOM_OP4 | ✅ | GPIO_S5_4 is correctly connected to BOM option 4 signal. | | C18 | GPIO_S5_2 | SOC_GPIO_S5_2 | ✅ | GPIO_S5_2 is correctly connected to general purpose GPIO. | | C19 | GPIO_S5_10 | GPIO_S5_10_UNLOCK | ✅ | GPIO_S5_10 is correctly connected to unlock signal. | | C21 | ~PCU_SPI_CS_11 | SOC_SPI_CS1B | ✅ | PCU_SPI_CS_11 is correctly connected to SPI chip select 1, with series resistor DNI indicating CS1 is not used. | | C22 | PCU_SPI_CLK | SOC_SPI_CLK | ✅ | PCU_SPI_CLK is correctly connected to SPI clock with series resistor for signal integrity. | | C23 | ~PCU_SPI_CS_00 | SOC_SPI_CS0B | ✅ | PCU_SPI_CS_00 is correctly connected to SPI chip select 0 with series resistor for signal integrity. | | C25 | SVID_CLK | SVID_CLK-R | ✅ | SVID_CLK is correctly connected to Serial VID clock for voltage regulator communication. | | D14 | TAP_TCK | XDP_H_TCK | ✅ | TAP_TCK is correctly connected to XDP debug interface with series termination resistor. | | D18 | ~TAP_PRDY | XDP_H_PRDYB | ✅ | TAP_PRDY is correctly connected to XDP debug interface probe ready signal. | | D20 | PMC_ACPRESENT | PMC_ACPRESENT | ✅ | PMC_ACPRESENT is correctly connected with pull-up resistor to indicate AC power status. | | D22 | ~PMC_SLP_S3 | PMC_SLP_S3_L | ✅ | PMC_SLP_S3 is correctly connected to sleep S3 state signal through level shifter. | | D26 | PMC_SUSPWRDNACK | SUSPWRDNACK | ✅ | PMC_SUSPWRDNACK is correctly connected with pull-up resistor and test point. | | F12 | TAP_TDI | XDP_H_TDI | ✅ | TAP_TDI is correctly connected to XDP debug interface test data input with pull-up resistor. | | F14 | TAP_TMS | XDP_H_TMS | ✅ | TAP_TMS is correctly connected to XDP debug interface test mode select with pull-up resistor. | | F16 | ~TAP_PREQ | XDP_H_PREQB | ✅ | TAP_PREQ is correctly connected to XDP debug interface probe request signal. | | F18 | ~PMC_SLP_S0IX | PMC_SLP_S0IX | ✅ | PMC_SLP_S0IX is correctly connected to sleep S0ix state signal with test point. | | F20 | ~PMC_PLTRST | PMC_PLTRST_R_V1P8 | ✅ | PMC_PLTRST is correctly connected to platform reset signal through level shifter. | | F22 | ~PMC_SLP_S4 | PMC_SLP_S4_L | ✅ | PMC_SLP_S4 is correctly connected to sleep S4 state signal through level shifter. | | F26 | ~PMC_WAKE_PCIE_0 | PMC_PCIE_WAKE_R | ✅ | PMC_WAKE_PCIE_0 is correctly connected to PCIe wake signal with Schottky diode protection and pull-up resistors. | | G12 | ~TAP_TRST | XDP_H_TRSTB | ✅ | TAP_TRST is correctly connected to XDP debug interface test reset with pull-down resistor. | | G16 | TAP_TDO | XDP_H_TDO | ✅ | TAP_TDO is correctly connected to XDP debug interface test data output. | | G18 | ~PMC_SUS_STAT | LPCPD_L | ✅ | PMC_SUS_STAT is correctly connected to suspend status signal with test point. | | G24 | PMC_SUSCLK0_G24 | PMC_SUSCLK0 | ✅ | PMC_SUSCLK0_G24 is correctly connected to suspend clock 0 through level shifter with optional pull-up. | | J18 | GPIO_S5_25 | XDP_H_OBSDATA_A2 | ✅ | GPIO_S5_25 is correctly connected to XDP observation data bit 2. | | J20 | GPIO_S5_14 | GPIO_S514_J20 | ✅ | GPIO_S5_14 is correctly connected with pull-up resistor. | | J24 | GPIO_S5_17 | GPIO_S5_17 | ✅ | GPIO_S5_17 is correctly connected with pull-up resistor and jumper header for configuration. | | J26 | ~PMC_PWRBTN | PMC_PWRBTN | ✅ | PMC_PWRBTN is correctly connected to power button signal with diode protection network. | | K18 | GPIO_S5_27 | EXP_GPIO1 | ✅ | GPIO_S5_27 is correctly connected to expansion GPIO 1. | | K20 | GPIO_S5_28 | EXP_GPIO2 | ✅ | GPIO_S5_28 is correctly connected to expansion GPIO 2. | | K24 | GPIO_S5_22 | GPIO_D2_LED_CTRL | ✅ | GPIO_S5_22 is correctly connected to GPIO for LED control. | | K26 | ~PMC_BATLOW | PMC_BATLOW | ✅ | PMC_BATLOW is correctly connected with pull-up resistor to indicate battery status. | | M18 | GPIO_S5_26 | XDP_H_OBSDATA_A3 | ✅ | GPIO_S5_26 is correctly connected to XDP observation data bit 3. | | M20 | GPIO_S5_24 | XDP_H_OBSDATA_A1 | ✅ | GPIO_S5_24 is correctly connected to XDP observation data bit 1. | | M22 | GPIO_S5_29 | EXP_GPIO3 | ✅ | GPIO_S5_29 is correctly connected to expansion GPIO 3. | | M24 | GPIO_S5_30 | EXP_GPIO4 | ✅ | GPIO_S5_30 is correctly connected to expansion GPIO 4. | | N24 | GPIO_S5_23 | XDP_H_OBSDATA_A0 | ✅ | GPIO_S5_23 is correctly connected to XDP observation data bit 0. | | N26 | GPIO_RCOMP | GPIO_RCOMP | ✅ | GPIO_RCOMP is correctly connected through a 49.9 ohm resistor (R238) to GND for GPIO compensation. | | BA28 | SIO_SPI_MISO | SOC_SIO_SPI_MISO | ✅ | SIO_SPI_MISO is correctly connected to SIO SPI master in slave out signal. | | BA34 | ~SIO_UART1_RTS | SIO_UART1_RTSB | ✅ | SIO_UART1_RTS is correctly connected to UART1 request to send signal. | | AD9 | RESERVED_AD9 | | ✅ | Reserved pins are correctly left unconnected as no specific connection is required. | | AD10 | RESERVED_AD10 | | ✅ | Reserved pins are correctly left unconnected as no specific connection is required. | | AD12 | RESERVED_AD12 | | ✅ | Reserved pins are correctly left unconnected as no specific connection is required. | | AD13 | ICLK_RCOMP | ICLK_RCOMP | ✅ | ICLK_RCOMP is correctly connected through a 47.5 ohm resistor (R214) to GND for internal clock compensation. | | AD14 | ICLK_ICOMP | ICLK_ICOMP | ✅ | ICLK_ICOMP is correctly connected through a 4.02K ohm resistor (R215) to GND for internal clock compensation. | | BD32 | ~SIO_UART2_RTS | | ✅ | SIO_UART2_RTS is correctly left unconnected as UART2 hardware flow control is not used. | | BD34 | SIO_UART2_TXD | SIO_UART2_TXD | ✅ | SIO_UART2_TXD is correctly connected to UART2 transmit data signal. | | AF6 | PCIE_CLKN_00 | | ✅ | PCIE_CLKN_00 and PCIE_CLKP_00 are correctly left unconnected as PCIe lane 0 is not used. | | AF4 | PCIE_CLKP_00 | | ✅ | PCIE_CLKN_00 and PCIE_CLKP_00 are correctly left unconnected as PCIe lane 0 is not used. | | AF9 | PCIE_CLKN_11 | | ✅ | PCIE_CLKN_11 and PCIE_CLKP_11 are correctly left unconnected as PCIe lane 1 is not used. | | AF7 | PCIE_CLKP_11 | | ✅ | PCIE_CLKN_11 and PCIE_CLKP_11 are correctly left unconnected as PCIe lane 1 is not used. | | BF32 | ~SIO_UART2_CTS | | ✅ | SIO_UART2_CTS is correctly left unconnected as UART2 hardware flow control is not used. | | BF34 | SIO_UART2_RXD | SIO_UART2_RXD | ✅ | SIO_UART2_RXD is correctly connected to UART2 receive data signal. | | BG9 | ~PMC_RSTBTN | PMC_RSTBTN | ✅ | PMC_RSTBTN is correctly connected to reset button signal. | | AH10 | ICLK_OSCOUT | XTAL25_OUT | ✅ | ICLK_OSCOUT is correctly connected to the 25MHz crystal oscillator output with appropriate load capacitor and feedback resistor. | | AH12 | ICLK_OSCIN | XTAL25_IN | ✅ | ICLK_OSCIN is correctly connected to 25MHz crystal oscillator input with appropriate load capacitor and feedback resistor. | | BH7 | PMC_PLT_CLK_00 | | ✅ | Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK. | | BH4 | PMC_PLT_CLK_22 | | ✅ | Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK. | | BH5 | PMC_PLT_CLK_11 | | ✅ | Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK. | | BH6 | PMC_PLT_CLK_44 | | ✅ | Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK. | | BJ9 | PMC_PLT_CLK_55 | | ✅ | Platform clock outputs PMC_PLT_CLK_00, PMC_PLT_CLK_22, PMC_PLT_CLK_11, PMC_PLT_CLK_44, and PMC_PLT_CLK_55 are correctly left unconnected as they are not used. PMC_PLT_CLK_33 is used for I2S_MCLK. | | BH8 | PMC_PLT_CLK_33 | I2S_MCLK | ✅ | PMC_PLT_CLK_33 is correctly connected to I2S_MCLK for I2S master clock generation. | | AK6 | PCIE_CLKP_22 | PCIE_CLK-P2 | ✅ | PCIE_CLKP_22 and PCIE_CLKN_22 are correctly connected as a differential pair for PCIe lane 2. | | AK4 | PCIE_CLKN_22 | PCIE_CLK-N2 | ✅ | PCIE_CLKP_22 and PCIE_CLKN_22 are correctly connected as a differential pair for PCIe lane 2. | | AM6 | PCIE_CLKP_33 | mPCIE_REFCLK_P | ✅ | PCIE_CLKP_33 and PCIE_CLKN_33 are correctly connected as a differential pair for mini-PCIe reference clock. | | AM4 | PCIE_CLKN_33 | mPCIE_REFCLK_N | ✅ | PCIE_CLKP_33 and PCIE_CLKN_33 are correctly connected as a differential pair for mini-PCIe reference clock. | | AM10 | RESERVED_AM10 | | ✅ | Reserved pins are correctly left unconnected. | | AM9 | RESERVED_AM9 | | ✅ | Reserved pins are correctly left unconnected. | | AT32 | SIO_PWM_11 | SOC_PWM1 | ✅ | SIO_PWM_11 is correctly connected to PWM output 1 signal. | | AT34 | RESERVED | | ✅ | Reserved pin is correctly left unconnected. | | AU32 | SIO_PWM_00 | SOC_PWM0 | ✅ | SIO_PWM_00 is correctly connected to PWM output 0 signal. | | AU34 | SIO_UART1_RXD | SIO_UART1_RXD | ✅ | SIO_UART1_RXD is correctly connected to UART1 receive data signal. | | AV32 | ~SIO_SPI_CS | SOC_SIO_SPI_CS1 | ✅ | SIO_SPI_CS is correctly connected to SIO SPI chip select signal. | | AV34 | SIO_UART1_TXD | SIO_UART1_TXD | ✅ | SIO_UART1_TXD is correctly connected to UART1 transmit data signal. | | AY28 | SIO_SPI_MOSI | SOC_SIO_SPI_MOSI | ✅ | SIO_SPI_MOSI is correctly connected to SIO SPI master out slave in signal. | | AY30 | SIO_SPI_CLK | SOC_SIO_SPI_CLK | ✅ | SIO_SPI_CLK is correctly connected to SIO SPI clock signal. | | AY34 | ~SIO_UART1_CTS | SIO_UART1_CTSB | ✅ | SIO_UART1_CTS is correctly connected to UART1 clear to send signal. | </details> <details> <summary><b>Y1</b> - 32.768KHz Crystal ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/145-0004789) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | BRTCX2 | ✅ | Crystal pin connected to BRTCX2, which connects to CPU RTC oscillator pin ILB_RTC_X2 (CPU1 pin A9), load capacitor C42 (18pF to GND), and feedback resistor R76 (10M to BRTCX1). This is the standard configuration for an RTC crystal oscillator. | | 2 | 2 | BRTCX1 | ✅ | Crystal pin connected to BRTCX1, which connects to CPU RTC oscillator pin ILB_RTC_X1 (CPU1 pin C9), load capacitor C43 (18pF to GND), and feedback resistor R76 (10M to BRTCX2). This is the standard configuration for an RTC crystal oscillator. | | 3 | | | ✅ | Crystal pin correctly connected to CPU RTC oscillator input (ILB_RTC_X1) with proper 18pF load capacitor to ground and 10M ohm feedback resistor to pin 1. | | 4 | | | ✅ | Crystal case/shield pins correctly connected to ground for EMI shielding in 4-pin crystal package. | </details> <details> <summary><b>BH1</b> - BATTERY HOLDER VERT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/353-0003073) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | P1 | +VBAT | ✅ | Positive battery terminals correctly connected together to +VBAT net, providing parallel connection for mechanical reliability and feeding RTC backup power OR-ing circuit through current limiting resistor. | | 2 | P2 | +VBAT | ✅ | Positive battery terminals correctly connected together to +VBAT net, providing parallel connection for mechanical reliability and feeding RTC backup power OR-ing circuit through current limiting resistor. | | 3 | N | GND | ✅ | Negative battery terminal correctly connected to ground, providing return path for battery current. | </details> <details> <summary><b>D5</b> - BAT754C ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BAT754C) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | A1 | +PS_3VSB | ✅ | Anode 1 of the dual Schottky diode connected to +PS_3VSB (3.3V standby power). This allows the RTC to be powered from the 3VSB supply when available. | | A2 | A2 | +VBAT_R | ✅ | Anode 2 of the dual Schottky diode connected to +VBAT_R (battery voltage through 1K current limiting resistor). This allows the RTC to be powered from the battery when 3VSB is not available. | | C | C | +RTCVCC | ✅ | Common cathode of the dual Schottky diode connected to +RTCVCC, which powers the RTC domain. This output is automatically supplied by whichever input (3VSB or battery) has the higher voltage. | </details> <details> <summary><b>Y2</b> - 25.00MHz Crystal ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/145-0004792) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | XTAL25_IN | ✅ | Crystal input pin connected to CPU oscillator input (ICLK_OSCIN) with proper load capacitor and feedback resistor. | | 2 | 2 | GND | ✅ | Ground pin correctly connected to GND. | | 3 | 3 | XTAL25_OUT | ✅ | Crystal output pin connected to CPU oscillator output (ICLK_OSCOUT) with proper load capacitor and feedback resistor. | | 4 | 4 | GND | ✅ | Ground pin correctly connected to GND. | </details> <details> <summary><b>U19</b> - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8A | ✅ | VCCA correctly connected to +V1P8A (1.8V supply) for A-side voltage reference. | | 2 | A1 | PMC_PLTRST_R_V1P8 | ✅ | A1 correctly connected to PMC_PLTRST_R_V1P8 from CPU for platform reset signal translation. | | 3 | A2 | PMC_SUSCLK0 | ✅ | A2 correctly connected to PMC_SUSCLK0 from CPU for suspend clock signal translation. | | 4 | A3 | PMC_SLP_S4_L | ✅ | A3 correctly connected to PMC_SLP_S4_L from CPU for S4 sleep state signal translation. | | 5 | A4 | PMC_SLP_S3_L | ✅ | A4 correctly connected to PMC_SLP_S3_L from CPU for S3 sleep state signal translation. | | 6 | GND | GND | ✅ | GND correctly connected to ground. | | 7 | B4 | SLP_S3_L | ✅ | B4 correctly connected to SLP_S3_L for 3.3V side S3 sleep state signal. | | 8 | B3 | SLP_S4_L | ✅ | B3 correctly connected to SLP_S4_L for 3.3V side S4 sleep state signal. | | 9 | B2 | SUSCLK_3P3 | ✅ | B2 correctly connected to SUSCLK_3P3 for 3.3V side suspend clock signal. | | 10 | B1 | PMC_PLTRST_L | ✅ | B1 correctly connected to PMC_PLTRST_L for 3.3V side platform reset signal. | | 11 | VCCB | PWR_BUF1 | ✅ | VCCB correctly connected to PWR_BUF1 (+3VSB) for B-side voltage reference. | | 12 | OE | PMC_OE | ✅ | OE correctly connected to PMC_OE with pull-up to enable the level shifter. | </details> <details> <summary><b>D3</b> - BAT54A-S ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BAT54A-S) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_PCIE_WAKE | ✅ | Cathode pins connected to PMC_PCIE_WAKE, which is pulled up to +3VSB (3.3V) through R27 (2.2K). This forms the input side of a wake signal level-shifting circuit. | | 2 | 2 | PMC_PCIE_WAKE | ✅ | Cathode pins connected to PMC_PCIE_WAKE, which is pulled up to +3VSB (3.3V) through R27 (2.2K). This forms the input side of a wake signal level-shifting circuit. | | 3 | 3 | PMC_PCIE_WAKE_R | ✅ | Common anode pin connected to PMC_PCIE_WAKE_R, which connects to CPU1 pin F26 and is pulled up to +V1P8A (1.8V) through R253 (1K). This forms the output side of the level-shifting circuit to the CPU's 1.8V domain. | </details> <details> <summary><b>D10</b> - BAT754C ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BAT754C) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | A1 | 3VSB_OK | ✅ | Anode 1 connects to 3VSB_OK signal which indicates 3.3V standby power is valid. | | A2 | A2 | PMC_PWRBTN | ✅ | Anode 2 connects to PMC_PWRBTN signal from CPU1 with optional 20K pull-up (DNI). | | C | C | PS_OUT_L | ✅ | Common cathode connects to PS_OUT_L, creating an OR gate function for power button logic. | </details> <details> <summary><b>J7</b> - HDR_2POS_DUAL_TIN ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0002513) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GPIO_S5_17 | ✅ | Connected to GPIO_S5_17, allowing the GPIO to be pulled to ground when jumper is installed. This pin works with R183 to provide configurable GPIO control. | | 2 | 2 | GND | ✅ | Connected to GND, providing ground reference for the jumper configuration. | </details> <details> <summary><b>R183</b> - 10K ohm ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | Connected to +V1P8S power rail, providing the pull-up voltage source for GPIO_S5_17. | | 2 | 2 | GPIO_S5_17 | ✅ | Connected to GPIO_S5_17, providing pull-up function to ensure defined logic high state when J7 jumper is not installed. | </details> <details> <summary><b>CPU1</b> - INTEL_ATOM_E3825_SOC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A7 | USB_HSIC_RCOMP | USB_HSIC0_RCOMP | ✅ | USB_HSIC_RCOMP pin correctly connected to ground through 45.3 ohm compensation resistor R77. | | B4 | USB_HSIC0_DATA | | ✅ | USB_HSIC0_DATA and USB_HSIC0_STROBE pins are unconnected, indicating USB HSIC port 0 is not used in this design. | | B5 | USB_HSIC0_STROBE | | ✅ | USB_HSIC0_DATA and USB_HSIC0_STROBE pins are unconnected, indicating USB HSIC port 0 is not used in this design. | | B12 | GPIO_S5_43 | | ✅ | USB_ULPI_REFCLK/GPIO_S5_43 pin is unconnected, indicating USB ULPI interface is not used. | | B20 | ~USB_OC_11 | SOC_USB_HOST_OC1 | ✅ | USB_OC[1]# pin correctly connected with 10K pull-up resistor to +V1P8A for active-low overcurrent detection. | | C7 | USB_RCOMPI | USB_RCOMP | ✅ | USB_RCOMPI and USB_RCOMPO pins correctly connected together to 45.3 ohm compensation resistor R185 to ground. | | D6 | USB_RCOMPO | USB_RCOMP | ✅ | USB_RCOMPI and USB_RCOMPO pins correctly connected together to 45.3 ohm compensation resistor R185 to ground. | | C20 | ~USB_OC_00 | SOC_USB_HOST_OC0 | ✅ | USB_OC[0]# pin correctly connected with 10K pull-up resistor to +V1P8A for active-low overcurrent detection. | | D2 | USB_HSIC1_STROBE | | ✅ | USB_HSIC1_STROBE and USB_HSIC1_DATA pins are unconnected, indicating USB HSIC port 1 is not used. | | E2 | USB_HSIC1_DATA | | ✅ | USB_HSIC1_STROBE and USB_HSIC1_DATA pins are unconnected, indicating USB HSIC port 1 is not used. | | D4 | USB3_RXP0 | USB3_RXP0 | ✅ | USB3_RXP0 and USB3_RXN0 pins are USB 3.0 receive differential pair, routed but destination not visible on this page. | | E3 | USB3_RXN0 | USB3_RXN0 | ✅ | USB3_RXP0 and USB3_RXN0 pins are USB 3.0 receive differential pair, routed but destination not visible on this page. | | D10 | ICLK_USB_TERM_1 | ICLK_USB_TERM_0 | ✅ | ICLK_USB_TERM_1 pin correctly connected to ground through 1K termination resistor R187. | | F10 | ICLK_USB_TERMN | ICLK_USB_TERM_1 | ✅ | ICLK_USB_TERMN pin correctly connected to ground through 1K termination resistor R186. | | G2 | GPIO_S5_31 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | G14 | USB_DN1 | USB_DN1 | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | H3 | GPIO_S5_42 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | H10 | USB_DN3 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | J3 | GPIO_S5_40 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | J12 | USB_DN2 | USB_HOST_DN | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | J14 | USB_DP1 | USB_DP1 | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | K2 | GPIO_S5_34 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | K3 | GPIO_S5_35 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | K10 | USB_DP3 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | K12 | USB_DP2 | USB_HOST_DP | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | K16 | USB_DN0 | USB_DN0 | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | L1 | GPIO_S5_33 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | L3 | GPIO_S5_39 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | M2 | GPIO_S5_36 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | M3 | GPIO_S5_32 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | M16 | USB_DP0 | USB_DP0 | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | N3 | GPIO_S5_37 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | P2 | GPIO_S5_38 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | P3 | GPIO_S5_41 | | ✅ | USB ULPI interface pins and GPIO_S5 pins are unconnected, and USB port differential pairs are routed to destinations not visible on this page. | | H4 | RESERVED_H4 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | H5 | RESERVED_H5 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | H7 | RESERVED_H7 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | H8 | RESERVED_H8 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | M4 | RESERVED_M4 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | M6 | RESERVED_M6 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | M7 | RESERVED_M7 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | M9 | RESERVED_M9 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | M10 | RESERVED_M10 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | P6 | RESERVED_P6 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | P7 | RESERVED_P7 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | P10 | RESERVED_P10 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | P12 | RESERVED_P12 | | ✅ | Reserved pins are correctly left unconnected per datasheet requirements. | | K6 | USB3_TXP0 | USB3_TXP0 | ✅ | USB3_TXP0 and USB3_TXN0 pins are USB 3.0 transmit differential pair, routed but destination not visible on this page. | | K7 | USB3_TXN0 | USB3_TXN0 | ✅ | USB3_TXP0 and USB3_TXN0 pins are USB 3.0 transmit differential pair, routed but destination not visible on this page. | | M12 | USB3_REXT0 | USB3_REXT0 | ✅ | USB3_REXT0 pin correctly connected to ground through 1.24K compensation resistor R212. | | M13 | USB_PLL_MON | USB_PLL_MON | ✅ | USB_PLL_MON pin connected to DNI test point TP3 for monitoring USB PLL status. | | BC12 | GPIO_S0_SC_56 | GPIO_S0_SC_56 | ✅ | GPIO_S0_SC_56 pin is routed but destination not visible on this schematic page. | | BC14 | GPIO_S0_SC_58 | HDMI_CEC | ✅ | GPIO_S0_SC_58 pin configured as HDMI_CEC signal, routed but destination not visible on this page. | | BC16 | GPIO_S0_SC_61 | PCU_UART3_RXD | ✅ | GPIO_S0_SC_61 pin correctly configured as UART3 RX, connected through level shifter U6 to debug connector J4. | | BD12 | GPIO_S0_SC_55 | GPIO_S0_SC_55 | ✅ | GPIO_S0_SC_55 pin connected to DNI test point TP8, effectively floating unless internal pull configured. | | BD14 | GPIO_S0_SC_57 | PCU_UART3_TXD | ✅ | GPIO_S0_SC_57 pin correctly configured as UART3 TX, connected through level shifter U6 with 330 ohm series resistor to debug connector J4. | | BD16 | GPIO_S0_SC_60 | | ✅ | GPIO_S0_SC_60 and GPIO_S0_SC_59 pins are unconnected, indicating these GPIOs are not used. | | BF14 | GPIO_S0_SC_59 | | ✅ | GPIO_S0_SC_60 and GPIO_S0_SC_59 pins are unconnected, indicating these GPIOs are not used. | | BF18 | LPC_RCOMP | LPC_RCOMP | ✅ | LPC_RCOMP pin correctly connected to ground through 49.9 ohm compensation resistor R241. | | BF27 | SIO_I2C4_DATA | | ✅ | SIO_I2C4_DATA and SIO_I2C4_CLK pins are unconnected, indicating I2C port 4 is not used. | | BG27 | SIO_I2C4_CLK | | ✅ | SIO_I2C4_DATA and SIO_I2C4_CLK pins are unconnected, indicating I2C port 4 is not used. | | BG11 | ~PCU_SMB_ALERT | PCU_SMB_ALERT | ✅ | PCU_SMB_ALERT# pin correctly configured with 10K pull-up to +V1P8S and 0-ohm jumper to LAN SMBus alert. | | BG12 | PCU_SMB_DATA | PCU_SMB_DATA | ✅ | PCU_SMB_DATA pin correctly configured with 2.2K pull-up and connected through level shifter U5 to DDR/LAN SMBus. | | BG13 | ILB_LPC_SERIRQ | | ✅ | LPC interface signals are unconnected, indicating the LPC bus is not used in this design. | | BG14 | ILB_LPC_AD_33 | | ✅ | LPC interface signals are unconnected, indicating the LPC bus is not used in this design. | | BG15 | ILB_LPC_CLK_00 | | ✅ | LPC interface signals are unconnected, indicating the LPC bus is not used in this design. | | BG16 | ~ILB_LPC_CLKRUN | | ✅ | LPC interface signals are unconnected, indicating the LPC bus is not used in this design. | | BG17 | ~ILB_LPC_FRAME | | ✅ | LPC interface signals are unconnected, indicating the LPC bus is not used in this design. | | BH14 | ILB_LPC_CLK_11 | | ✅ | LPC interface signals are unconnected, indicating the LPC bus is not used in this design. | | BH16 | ILB_LPC_AD_00 | | ✅ | LPC interface signals are unconnected, indicating the LPC bus is not used in this design. | | BJ13 | ILB_LPC_AD_22 | | ✅ | LPC interface signals are unconnected, indicating the LPC bus is not used in this design. | | BJ17 | ILB_LPC_AD_11 | | ✅ | LPC interface signals are unconnected, indicating the LPC bus is not used in this design. | | BG23 | SIO_I2C0_CLK | | ✅ | SIO_I2C0_CLK and SIO_I2C0_DATA pins are unconnected, indicating I2C port 0 is not used. | | BH22 | SIO_I2C0_DATA | | ✅ | SIO_I2C0_CLK and SIO_I2C0_DATA pins are unconnected, indicating I2C port 0 is not used. | | BG24 | SIO_I2C1_DATA | SIO_I2C1_SDA | ✅ | SIO_I2C1_DATA and SIO_I2C1_CLK pins connected to DNI test points, indicating I2C port 1 may be for test/debug only. | | BH24 | SIO_I2C1_CLK | SIO_I2C1_SCL | ✅ | SIO_I2C1_DATA and SIO_I2C1_CLK pins connected to DNI test points, indicating I2C port 1 may be for test/debug only. | | BG25 | SIO_I2C2_DATA | | ✅ | SIO_I2C2_DATA and SIO_I2C2_CLK pins are unconnected, indicating I2C port 2 is not used. | | BJ25 | SIO_I2C2_CLK | | ✅ | SIO_I2C2_DATA and SIO_I2C2_CLK pins are unconnected, indicating I2C port 2 is not used. | | BG26 | SIO_I2C3_DATA | | ✅ | SIO_I2C3_DATA and SIO_I2C3_CLK pins are unconnected, indicating I2C port 3 is not used. | | BH26 | SIO_I2C3_CLK | | ✅ | SIO_I2C3_DATA and SIO_I2C3_CLK pins are unconnected, indicating I2C port 3 is not used. | | BG28 | SIO_I2C5_CLK | SI0_I2C5_SCL | ✅ | SIO_I2C5_CLK and SIO_I2C5_DATA pins correctly configured with 22 ohm series resistors for signal conditioning. | | BH28 | SIO_I2C5_DATA | SI0_I2C5_SDA | ✅ | SIO_I2C5_CLK and SIO_I2C5_DATA pins correctly configured with 22 ohm series resistors for signal conditioning. | | BG29 | SIO_I2C6_CLK | SI0_I2C6_SCL | ✅ | SIO_I2C6_CLK and SIO_I2C6_DATA pins correctly configured with 22 ohm series resistors for signal conditioning. | | BJ29 | SIO_I2C6_DATA | SI0_I2C6_SDA | ✅ | SIO_I2C6_CLK and SIO_I2C6_DATA pins correctly configured with 22 ohm series resistors for signal conditioning. | | BG30 | GPIO_S0_SC_093 | TP10_NET | ✅ | GPIO_S0_SC_093 and GPIO_S0_SC_092 pins intentionally grounded through 0-ohm resistors as indicated by schematic note. | | BH30 | GPIO_S0_SC_092 | TP9_NET | ✅ | GPIO_S0_SC_093 and GPIO_S0_SC_092 pins intentionally grounded through 0-ohm resistors as indicated by schematic note. | | BH10 | PCU_SMB_CLK | PCU_SMB_CLK | ✅ | PCU_SMB_CLK pin correctly configured with 2.2K pull-up and connected through level shifter U5 to DDR/LAN SMBus. | | BH12 | ILB_8254_SPKR | ILB_8254_SPKR | ✅ | ILB_8254_SPKR pin is routed but destination not visible on this schematic page. | </details> <details> <summary><b>U5</b> - NTS0102GT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4327-0009) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | B2 | DDR_SMB_CLK | ✅ | B-side clock signal (B2) for I2C level shifting, connected to DDR_SMB_CLK with 2.2K pull-up to +VCC3. | | 2 | GND | GND | ✅ | Ground connection for the level shifter. | | 3 | VCCA | +V1P8S | ✅ | A-side supply voltage (VCCA), connected to +V1P8S (1.8V). | | 4 | A2 | PCU_SMB_CLK | ✅ | A-side clock signal (A2) for I2C level shifting, connected to PCU_SMB_CLK from CPU with 2.2K pull-up to +V1P8S. | | 5 | A1 | PCU_SMB_DATA | ✅ | A-side data signal (A1) for I2C level shifting, connected to PCU_SMB_DATA from CPU with 2.2K pull-up to +V1P8S. | | 6 | OE | PCU_SMB_BUFF_ENB | ✅ | Output enable pin (OE), pulled high to +V1P8S via R49 to keep the buffer enabled. | | 7 | VCCB | BUF2_PWR | ✅ | B-side supply voltage (VCCB), connected to BUF2_PWR which is connected to +VCC3 (3.3V) through R48. | | 8 | B1 | DDR_SMB_DATA | ✅ | B-side data signal (B1) for I2C level shifting, connected to DDR_SMB_DATA with 2.2K pull-up to +VCC3. | </details> <details> <summary><b>U6</b> - NTS0102GT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4327-0009) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | B2 | DBG_UART3_TXD | ✅ | B2 pin correctly connected to DBG_UART3_TXD for UART transmit path to connector. | | 2 | GND | GND | ✅ | GND pin correctly connected to system ground. | | 3 | VCCA | +V1P8S | ✅ | VCCA pin correctly connected to +V1P8S for 1.8V A-side supply. | | 4 | A2 | PCU_UART3_TXD | ✅ | A2 pin correctly connected to PCU_UART3_TXD from CPU for UART transmit. | | 5 | A1 | PCU_UART3_RXD | ✅ | A1 pin correctly connected to PCU_UART3_RXD to CPU for UART receive. | | 6 | OE | LSENB | ✅ | OE pin correctly pulled high via R52 to enable the level shifter. | | 7 | VCCB | BUF3_PWR | ✅ | VCCB pin correctly connected to BUF3_PWR which derives from +3VSB for 3.3V B-side supply. | | 8 | B1 | DBG_UART3_RXD | ✅ | B1 pin correctly connected to DBG_UART3_RXD for UART receive path from connector. Note: the net has a pull-down (R50, 100K) which is suboptimal for UART idle-high signaling, though the weak value may not cause issues when a device is connected. | </details> <details> <summary><b>J4</b> - SIP6_RA ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0004869) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground pin correctly connected to GND net. | | 2 | 2 | | ✅ | Pins 2 and 6 are unconnected, likely intentional for optional CTS/RTS signals or unused pins. | | 6 | 6 | | ✅ | Pins 2 and 6 are unconnected, likely intentional for optional CTS/RTS signals or unused pins. | | 3 | 3 | | ✅ | Pin 3 is unconnected but should likely be connected to +3VSB based on the nearby '3.3V' text note and standard USB-to-TTL cable pinouts. | | 4 | 4 | DBG_UART3_RXD | ✅ | Receive data pin correctly connected to DBG_UART3_RXD, which connects through level shifter U6 to the CPU's UART3 RX pin. | | 5 | 5 | DBG_UART3_TXD_R | ✅ | Transmit data pin correctly connected to DBG_UART3_TXD_R, which connects through series resistor R819 and level shifter U6 to the CPU's UART3 TX pin. | </details> <details> <summary><b>R187</b> - RES_1Kohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND for USB clock termination. | | 2 | 2 | ICLK_USB_TERM_0 | ✅ | Connected to ICLK_USB_TERM_0 for USB clock termination. | </details> <details> <summary><b>R77</b> - 45.3 ohm 1% 1/4W 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND for USB HSIC compensation reference. | | 2 | 2 | USB_HSIC0_RCOMP | ✅ | Connected to USB_HSIC0_RCOMP pin of CPU1 for USB HSIC impedance calibration. | </details> <details> <summary><b>R185</b> - 45.3 ohm 1% 1/4W 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND for USB 2.0 compensation reference. | | 2 | 2 | USB_RCOMP | ✅ | Connected to USB_RCOMP pins of CPU1 for USB 2.0 impedance calibration. | </details> <details> <summary><b>R212</b> - 1.24K ohm 1% 1/4W 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USB3_REXT0 | ✅ | Connected to USB3_REXT0 pin of CPU1 for USB 3.0 external reference. | | 2 | 2 | GND | ✅ | Connected to GND for USB 3.0 reference. | </details> <details> <summary><b>R241</b> - 49.9 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LPC_RCOMP | ✅ | Connected to LPC_RCOMP pin of CPU1 for LPC bus impedance calibration. | | 2 | 2 | GND | ✅ | Connected to GND for LPC compensation reference. | </details> <details> <summary><b>R186</b> - RES_1Kohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND for USB clock termination. | | 2 | 2 | ICLK_USB_TERM_1 | ✅ | Connected to ICLK_USB_TERM_1 for USB clock termination. | </details> <details> <summary><b>R269</b> - 22 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SI0_I2C5_SDA | ✅ | Pin 1 connects to the CPU's I2C5 data line (SI0_I2C5_SDA). This is the CPU-side connection of the series resistor. | | 2 | 2 | I2C5_SDA | ✅ | Pin 2 connects to the external I2C5 bus data line (I2C5_SDA). This is the bus-side connection of the series resistor. | </details> <details> <summary><b>R270</b> - 22 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SI0_I2C5_SCL | ✅ | Pin 1 connects to the CPU's I2C5 clock line (SI0_I2C5_SCL). This is the CPU-side connection of the series resistor. | | 2 | 2 | I2C5_SCL | ✅ | Pin 2 connects to the external I2C5 bus clock line (I2C5_SCL). This is the bus-side connection of the series resistor. | </details> <details> <summary><b>R11</b> - 22 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SI0_I2C6_SDA | ✅ | Pin 1 connects to the CPU's I2C6 data line (SI0_I2C6_SDA). This is the CPU-side connection of the series resistor. | | 2 | 2 | I2C6_SDA | ✅ | Pin 2 connects to the external I2C6 bus data line (I2C6_SDA). This is the bus-side connection of the series resistor. | </details> <details> <summary><b>R12</b> - 22 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SI0_I2C6_SCL | ✅ | Pin 1 connects to the CPU's I2C6 clock line (SI0_I2C6_SCL). This is the CPU-side connection of the series resistor. | | 2 | 2 | I2C6_SCL | ✅ | Pin 2 connects to the external I2C6 bus clock line (I2C6_SCL). This is the bus-side connection of the series resistor. | </details> <details> <summary><b>R842</b> - 0 ohm jumper for SMB alert routing ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN-SMB-ALERT# | ✅ | Connected to LAN-SMB-ALERT# to allow routing of the CPU SMBus alert signal to the LAN subsystem. | | 2 | 2 | PCU_SMB_ALERT | ✅ | Connected to PCU_SMB_ALERT to bridge the CPU SMBus alert signal to the LAN subsystem. | </details> <details> <summary><b>R75</b> - 10K pull-up on PCU_SMB_ALERT ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | Connected to +V1P8S supply rail to provide pull-up voltage for the SMBus alert signal. | | 2 | 2 | PCU_SMB_ALERT | ✅ | Connected to PCU_SMB_ALERT signal, providing pull-up for the CPU's SMBus alert line. | </details> <details> <summary><b>R841</b> - 0 ohm jumper DDR_SMB_CLK to LAN-SMB-CLK ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_SMB_CLK | ✅ | 0 ohm jumper connecting DDR_SMB_CLK to LAN-SMB-CLK, allowing the SMBus clock line from the level shifter U5 to be shared with a LAN SMBus interface. | | 2 | 2 | LAN-SMB-CLK | ✅ | 0 ohm jumper connecting DDR_SMB_CLK to LAN-SMB-CLK, allowing the SMBus clock line from the level shifter U5 to be shared with a LAN SMBus interface. | </details> <details> <summary><b>R840</b> - 0 ohm jumper DDR_SMB_DATA to LAN-SMB-DATA ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_SMB_DATA | ✅ | 0 ohm jumper connecting DDR_SMB_DATA to LAN-SMB-DATA, allowing the SMBus data line from the level shifter U5 to be shared with a LAN SMBus interface. | | 2 | 2 | LAN-SMB-DATA | ✅ | 0 ohm jumper connecting DDR_SMB_DATA to LAN-SMB-DATA, allowing the SMBus data line from the level shifter U5 to be shared with a LAN SMBus interface. | </details> <details> <summary><b>R84</b> - 10K pull-up on SOC_USB_HOST_OC0 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A | ✅ | Connected to +V1P8A power rail to provide pull-up voltage for the USB overcurrent detection signal. | | 2 | 2 | SOC_USB_HOST_OC0 | ✅ | Connected to SOC_USB_HOST_OC0, an active-low USB overcurrent detection signal from the CPU. | </details> <details> <summary><b>R97</b> - 10K pull-up on SOC_USB_HOST_OC1 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A | ✅ | Connected to +V1P8A power rail to provide pull-up voltage for the USB overcurrent detection signal. | | 2 | 2 | SOC_USB_HOST_OC1 | ✅ | Connected to SOC_USB_HOST_OC1, an active-low USB overcurrent detection signal from the CPU. | </details> <details> <summary><b>R243</b> - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | TP9_NET | ✅ | 0 ohm resistor connecting GPIO_S0_SC_092 (via TP9_NET) to GND. This intentionally grounds the GPIO pin as indicated by nearby text notes. | | 2 | 2 | GND | ✅ | 0 ohm resistor connecting GPIO_S0_SC_092 (via TP9_NET) to GND. This intentionally grounds the GPIO pin as indicated by nearby text notes. | </details> <details> <summary><b>R261</b> - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | TP10_NET | ✅ | 0 ohm resistor connecting GPIO_S0_SC_093 (via TP10_NET) to GND. This intentionally grounds the GPIO pin as indicated by nearby text notes. | | 2 | 2 | GND | ✅ | 0 ohm resistor connecting GPIO_S0_SC_093 (via TP10_NET) to GND. This intentionally grounds the GPIO pin as indicated by nearby text notes. | </details> <details> <summary><b>CPU1</b> - INTEL_ATOM_E3825_SOC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A48 | DRAM_VDD_S4 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | AK38 | DRAM_VDD_S4_AK38 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | AM38 | DRAM_VDD_S4_AM38 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | AV41 | DRAM_VDD_S4_AV41 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | AV42 | DRAM_VDD_S4_AV42 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | BB46 | DRAM_VDD_S4_BB46 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | BD49 | DRAM_VDD_S4_BD49 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | BD52 | DRAM_VDD_S4_BD52 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | BD53 | DRAM_VDD_S4_BD53 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | BF44 | DRAM_VDD_S4_BF44 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | BG51 | DRAM_VDD_S4_BG51 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | BJ48 | DRAM_VDD_S4_BJ48 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | C51 | DRAM_VDD_S4_C51 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | D44 | DRAM_VDD_S4_D44 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | F49 | DRAM_VDD_S4_F49 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | F52 | DRAM_VDD_S4_F52 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | F53 | DRAM_VDD_S4_F53 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | H46 | DRAM_VDD_S4_H46 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | M41 | DRAM_VDD_S4_M41 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | M42 | DRAM_VDD_S4_M42 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | V38 | DRAM_VDD_S4_V38 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | Y38 | DRAM_VDD_S4_Y38 | +VDIMM | ✅ | DDR memory voltage supply pins correctly connected to +VDIMM rail with adequate decoupling capacitance. | | N28 | CORE_VSS_SENSE_N28 | VSS_SENSE | ✅ | Core ground sense pin correctly connected to VSS_SENSE net for voltage regulator feedback. | | P28 | CORE_VCC_SENSE_P28 | VCC_SENSE | ✅ | Core voltage sense pin correctly connected to VCC_SENSE net for voltage regulator feedback. | | AA22 | TP2_CORE_VCC_S0IX | $9N615 | ✅ | Test point output pin for core VCC voltage monitoring, correctly connected to external test point TP2 through net $9N615 for optional voltage measurement access during debug and validation. | | AA24 | UNCORE_VNN_S3_AA24 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AC22 | UNCORE_VNN_S3_AC22 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AC24 | UNCORE_VNN_S3_AC24 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AD22 | UNCORE_VNN_S3_AD22 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AD24 | UNCORE_VNN_S3_AD24 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AF22 | UNCORE_VNN_S3_AF22 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AF24 | UNCORE_VNN_S3_AF24 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AG22 | UNCORE_VNN_S3_AG22 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AG24 | UNCORE_VNN_S3_AG24 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AJ22 | UNCORE_VNN_S3_AJ22 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AJ24 | UNCORE_VNN_S3_AJ24 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AK22 | UNCORE_VNN_S3_AK22 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AK24 | UNCORE_VNN_S3_AK24 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AK25 | UNCORE_VNN_S3_AK25 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AK27 | UNCORE_VNN_S3_AK27 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AK29 | UNCORE_VNN_S3_AK29 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AK30 | UNCORE_VNN_S3_AK30 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AK32 | UNCORE_VNN_S3_AK32 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AM22 | UNCORE_VNN_S3_AM22 | +VGFX | ✅ | Uncore voltage supply pins correctly connected to +VGFX (VNN) rail with adequate decoupling capacitance. | | AA27 | CORE_VCC_S0IX_AA27 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AA29 | CORE_VCC_S0IX_AA29 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AA30 | CORE_VCC_S0IX_AA30 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AC27 | CORE_VCC_S0IX_AC27 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AC29 | CORE_VCC_S0IX_AC29 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AC30 | CORE_VCC_S0IX_AC30 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AD27 | CORE_VCC_S0IX_AD27 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AD29 | CORE_VCC_S0IX_AD29 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AD30 | CORE_VCC_S0IX_AD30 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AF27 | CORE_VCC_S0IX_AF27 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AF29 | CORE_VCC_S0IX_AF29 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AG27 | CORE_VCC_S0IX_AG27 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AG29 | CORE_VCC_S0IX_AG29 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | AG30 | CORE_VCC_S0IX_AG30 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | P26 | CORE_VCC_S0IX_P26 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | P27 | CORE_VCC_S0IX_P27 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | U27 | CORE_VCC_S0IX_U27 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | U29 | CORE_VCC_S0IX_U29 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | V27 | CORE_VCC_S0IX_V27 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | V29 | CORE_VCC_S0IX_V29 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | V30 | CORE_VCC_S0IX_V30 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | Y27 | CORE_VCC_S0IX_Y27 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | Y29 | CORE_VCC_S0IX_Y29 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | Y30 | CORE_VCC_S0IX_Y30 | +VCORE | ✅ | Core voltage supply pins correctly connected to +VCORE rail with adequate decoupling capacitance. | | BB8 | UNCORE_VNN_SENSE | VCCGT_SENSE | ✅ | Uncore voltage sense pin correctly connected to VCCGT_SENSE net for voltage regulator feedback. | | AD38 | DRAM_VDD_S4_AD38 | DRAM_VDD_CLK | ✅ | DDR clock voltage supply pins connected to separate DRAM_VDD_CLK rail for noise isolation, derived from +VDIMM through 0-ohm jumper. | | AF38 | DRAM_VDD_S4_AF38 | DRAM_VDD_CLK | ✅ | DDR clock voltage supply pins connected to separate DRAM_VDD_CLK rail for noise isolation, derived from +VDIMM through 0-ohm jumper. | | AF30 | TP_CORE_V1P05_S4 | $9N613 | ✅ | Test point output pin for V1P05 voltage monitoring, correctly connected to external test point TP1 through net $9N613 for optional voltage measurement access during debug and validation. | </details> <details> <summary><b>TP1</b> - TEST_POINT_0.040_SMT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/999-0000003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $9N613 | ✅ | Test point correctly connected to CPU1 pin AF30 test output for V1P05 voltage monitoring through net $9N613, marked DNI for optional population during debug and validation. | </details> <details> <summary><b>TP2</b> - TEST_POINT_0.040_SMT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/999-0000003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $9N615 | ✅ | Test point correctly connected to CPU1 pin AA22 test output for core VCC voltage monitoring through net $9N615, marked DNI for optional population during debug and validation. | </details> <details> <summary><b>R275</b> - 0 ohm JMPR 1/10W 0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | 0-ohm jumper connecting +VDIMM main DRAM power rail to DRAM_VDD_CLK clock power rail. This provides design flexibility while allowing separate decoupling for clock power pins. | | 2 | 2 | DRAM_VDD_CLK | ✅ | 0-ohm jumper connecting +VDIMM main DRAM power rail to DRAM_VDD_CLK clock power rail. This provides design flexibility while allowing separate decoupling for clock power pins. | </details> <details> <summary><b>CPU1</b> - INTEL_ATOM_E3825_SOC ❌</summary> DRCY flagged 1 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | AC32 | CORE_V1P05_S3_AC32 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="36.71,41.55,44.21,49.05" aspect-ratio="1.29" } <ul><li>These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120">140-0004628</a>, page 120)</em></li><li>In the schematic, these pins are connected to net +V1P0S <em>(from schematic)</em></li><li>The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V <em>(reasoning)</em></li><li>The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121">140-0004628</a>, page 121)</em></li><li>If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S <em>(reasoning)</em></li></ul></details> | | Y32 | CORE_V1P05_S3_Y32 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="36.71,42.13,44.21,49.63" aspect-ratio="1.29" } <ul><li>These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120">140-0004628</a>, page 120)</em></li><li>In the schematic, these pins are connected to net +V1P0S <em>(from schematic)</em></li><li>The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V <em>(reasoning)</em></li><li>The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121">140-0004628</a>, page 121)</em></li><li>If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S <em>(reasoning)</em></li></ul></details> | | AA33 | CORE_V1P05_S3_AA33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="36.71,33.31,44.21,40.81" aspect-ratio="1.29" } <ul><li>These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120">140-0004628</a>, page 120)</em></li><li>In the schematic, these pins are connected to net +V1P0S <em>(from schematic)</em></li><li>The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V <em>(reasoning)</em></li><li>The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121">140-0004628</a>, page 121)</em></li><li>If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S <em>(reasoning)</em></li></ul></details> | | AF33 | CORE_V1P05_S3_AF33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,28.61,61.48,36.11" aspect-ratio="1.29" } <ul><li>These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120">140-0004628</a>, page 120)</em></li><li>In the schematic, these pins are connected to net +V1P0S <em>(from schematic)</em></li><li>The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V <em>(reasoning)</em></li><li>The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121">140-0004628</a>, page 121)</em></li><li>If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S <em>(reasoning)</em></li></ul></details> | | AG33 | CORE_V1P05_S3_AG33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,29.20,61.48,36.70" aspect-ratio="1.29" } <ul><li>These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120">140-0004628</a>, page 120)</em></li><li>In the schematic, these pins are connected to net +V1P0S <em>(from schematic)</em></li><li>The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V <em>(reasoning)</em></li><li>The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121">140-0004628</a>, page 121)</em></li><li>If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S <em>(reasoning)</em></li></ul></details> | | AG35 | CORE_V1P05_S3_AG35 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,29.79,61.48,37.29" aspect-ratio="1.29" } <ul><li>These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120">140-0004628</a>, page 120)</em></li><li>In the schematic, these pins are connected to net +V1P0S <em>(from schematic)</em></li><li>The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V <em>(reasoning)</em></li><li>The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121">140-0004628</a>, page 121)</em></li><li>If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S <em>(reasoning)</em></li></ul></details> | | U33 | CORE_V1P05_S3_U33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,30.37,61.48,37.87" aspect-ratio="1.29" } <ul><li>These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120">140-0004628</a>, page 120)</em></li><li>In the schematic, these pins are connected to net +V1P0S <em>(from schematic)</em></li><li>The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V <em>(reasoning)</em></li><li>The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121">140-0004628</a>, page 121)</em></li><li>If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S <em>(reasoning)</em></li></ul></details> | | U35 | CORE_V1P05_S3_U35 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,30.96,61.48,38.46" aspect-ratio="1.29" } <ul><li>These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120">140-0004628</a>, page 120)</em></li><li>In the schematic, these pins are connected to net +V1P0S <em>(from schematic)</em></li><li>The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V <em>(reasoning)</em></li><li>The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121">140-0004628</a>, page 121)</em></li><li>If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S <em>(reasoning)</em></li></ul></details> | | V33 | CORE_V1P05_S3_V33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,31.55,61.48,39.05" aspect-ratio="1.29" } <ul><li>These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</em></li><li>The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120">140-0004628</a>, page 120)</em></li><li>In the schematic, these pins are connected to net +V1P0S <em>(from schematic)</em></li><li>The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V <em>(reasoning)</em></li><li>The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V <em>(from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121">140-0004628</a>, page 121)</em></li><li>If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S <em>(reasoning)</em></li></ul></details> | | A3 | VSS_A3_A3 | GND | ✅ | Ground pins correctly connected to GND net. | | A5 | VSS_A5_A5 | GND | ✅ | Ground pins correctly connected to GND net. | | A6 | VSS_A6_A6 | GND | ✅ | Ground pins correctly connected to GND net. | | A49 | VSS_A49_A49 | GND | ✅ | Ground pins correctly connected to GND net. | | A51 | VSS_A51_A51 | GND | ✅ | Ground pins correctly connected to GND net. | | A52 | VSS_A52_A52 | GND | ✅ | Ground pins correctly connected to GND net. | | B2 | VSS_B2_B2 | GND | ✅ | Ground pins correctly connected to GND net. | | B52 | VSS_B52_B52 | GND | ✅ | Ground pins correctly connected to GND net. | | B53 | VSS_B53_B53 | GND | ✅ | Ground pins correctly connected to GND net. | | BE1 | VSS_BE1_BE1 | GND | ✅ | Ground pins correctly connected to GND net. | | BE53 | VSS_BE53_BE53 | GND | ✅ | Ground pins correctly connected to GND net. | | BG1 | VSS_BG1_BG1 | GND | ✅ | Ground pins correctly connected to GND net. | | BG53 | VSS_BG53_BG53 | GND | ✅ | Ground pins correctly connected to GND net. | | BH1 | VSS_BH1_BH1 | GND | ✅ | Ground pins correctly connected to GND net. | | BH2 | VSS_BH2_BH2 | GND | ✅ | Ground pins correctly connected to GND net. | | BH52 | VSS_BH52_BH52 | GND | ✅ | Ground pins correctly connected to GND net. | | BH53 | VSS_BH53_BH53 | GND | ✅ | Ground pins correctly connected to GND net. | | BJ2 | VSS_BJ2_BJ2 | GND | ✅ | Ground pins correctly connected to GND net. | | BJ3 | VSS_BJ3_BJ3 | GND | ✅ | Ground pins correctly connected to GND net. | | BJ5 | VSS_BJ5_BJ5 | GND | ✅ | Ground pins correctly connected to GND net. | | BJ49 | VSS_BJ49_BJ49 | GND | ✅ | Ground pins correctly connected to GND net. | | BJ51 | VSS_BJ51_BJ51 | GND | ✅ | Ground pins correctly connected to GND net. | | BJ52 | VSS_BJ52_BJ52 | GND | ✅ | Ground pins correctly connected to GND net. | | C1 | VSS_C1_C1 | GND | ✅ | Ground pins correctly connected to GND net. | | C53 | VSS_C53_C53 | GND | ✅ | Ground pins correctly connected to GND net. | | E1 | VSS_E1_E1 | GND | ✅ | Ground pins correctly connected to GND net. | | E53 | VSS_E53_E53 | GND | ✅ | Ground pins correctly connected to GND net. | | A11 | | | ✅ | VSS ground pins correctly connected to GND net. | | A15 | | | ✅ | VSS ground pins correctly connected to GND net. | | A19 | | | ✅ | VSS ground pins correctly connected to GND net. | | A23 | | | ✅ | VSS ground pins correctly connected to GND net. | | A27 | | | ✅ | VSS ground pins correctly connected to GND net. | | A31 | | | ✅ | VSS ground pins correctly connected to GND net. | | A35 | | | ✅ | VSS ground pins correctly connected to GND net. | | A39 | | | ✅ | VSS ground pins correctly connected to GND net. | | A43 | | | ✅ | VSS ground pins correctly connected to GND net. | | A47 | | | ✅ | VSS ground pins correctly connected to GND net. | | B6 | UNCORE_V1P0_G3_B6 | +V1P0A | ✅ | UNCORE_V1P0_G3 pins correctly connected to +V1P0A supply. | | C5 | UNCORE_V1P0_G3_C5 | +V1P0A | ✅ | UNCORE_V1P0_G3 pins correctly connected to +V1P0A supply. | | U22 | UNCORE_V1P0_G3_U22 | +V1P0A | ✅ | UNCORE_V1P0_G3 pins correctly connected to +V1P0A supply. | | V22 | UNCORE_V1P0_G3_V22 | +V1P0A | ✅ | UNCORE_V1P0_G3 pins correctly connected to +V1P0A supply. | | C3 | USB3_V1P0_G3_C3 | +V1P0A | ✅ | USB3_V1P0_G3 pins correctly connected to +V1P0A supply. | | Y19 | USB3_V1P0_G3_Y19 | +V1P0A | ✅ | USB3_V1P0_G3 pins correctly connected to +V1P0A supply. | | F1 | RESERVED_F1 | $10N1595 | ✅ | Reserved pin connected to test point TP4 via net $10N1595. Test point is marked DNI (Do Not Install), leaving the reserved pin effectively unconnected. | | M14 | USB_V1P0_S3_M14 | +V1P0S | ✅ | USB_V1P0_S3 pins correctly connected to +V1P0S supply. | | U18 | USB_V1P0_S3_U18 | +V1P0S | ✅ | USB_V1P0_S3 pins correctly connected to +V1P0S supply. | | U19 | USB_V1P0_S3_U19 | +V1P0S | ✅ | USB_V1P0_S3 pins correctly connected to +V1P0S supply. | | N18 | USB_V3P3_G3_N18 | +3VSB | ✅ | USB_V3P3_G3 pins correctly connected to +3VSB (3.3V standby) supply. | | P18 | USB_V3P3_G3_P18 | +3VSB | ✅ | USB_V3P3_G3 pins correctly connected to +3VSB (3.3V standby) supply. | | N20 | USB_V1P8_G3_N20 | +V1P8A | ✅ | USB_V1P8_G3 pin correctly connected to +V1P8A supply. | | N22 | PCU_V3P3_G3_N22 | +3VSB | ✅ | PCU_V3P3_G3 pin correctly connected to +3VSB (3.3V standby) supply. | | P22 | RTC_VCC_P22 | +RTCVCC | ✅ | RTC_VCC pin correctly connected to +RTCVCC supply. | | U16 | USB_VSSA_U16 | GND | ✅ | USB_VSSA pin correctly connected to GND. | | U24 | UNCORE_V1P8_G3_U24 | +V1P8A | ✅ | UNCORE_V1P8_G3 pin correctly connected to +V1P8A supply. | | U25 | PMU_V1P8_G3_U25 | +V1P8A | ✅ | PMU_V1P8_G3 pin correctly connected to +V1P8A supply. | | V18 | USB_HSIC_V1P24_G3_V18 | +V1P0A | ✅ | USB_HSIC_V1P24_G3 pin connected to +V1P0A (1.0V) instead of 1.24V. Schematic text note validates this connection when USB HSIC is not used. | | V25 | PCU_V1P8_G3_V25 | +V1P8A | ✅ | PCU_V1P8_G3 pin correctly connected to +V1P8A supply. | | V32 | SVID_V1P0_S3_V32 | +V1P0S | ✅ | SVID_V1P0_S3 pin correctly connected to +V1P0S supply. | | AA18 | UNCORE_V1P8_G3_AA18 | +V1P8A | ✅ | UNCORE_V1P8_G3 pin correctly connected to +V1P8A supply. | | AA36 | DRAM_V1P0_S0IX_AA36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply. | | AD35 | DRAM_V1P0_S0IX_AD35 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply. | | AF35 | DRAM_V1P0_S0IX_AF35 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply. | | AF36 | DRAM_V1P0_S0IX_AF36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply. | | AJ36 | DRAM_V1P0_S0IX_AJ36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply. | | AK35 | DRAM_V1P0_S0IX_AK35 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply. | | AK36 | DRAM_V1P0_S0IX_AK36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply. | | Y35 | DRAM_V1P0_S0IX_Y35 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply. | | Y36 | DRAM_V1P0_S0IX_Y36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins correctly connected to VCC_DRAM supply. | | AD16 | VSS_AD16 | VCC_VSS_V1P2 | ✅ | VSS ground pins connected to VCC_VSS_V1P2 net which connects to GND through 0-ohm resistor R216. This appears intentional for current measurement or isolation capability. | | AD18 | VSS_AD18 | VCC_VSS_V1P2 | ✅ | VSS ground pins connected to VCC_VSS_V1P2 net which connects to GND through 0-ohm resistor R216. This appears intentional for current measurement or isolation capability. | | BD1 | VGA_V1P35_S3_F1_BD1 | VCC_CRT_V1P35 | ✅ | VGA_V1P35_S3_F1 pin correctly connected to VCC_CRT_V1P35 supply through dedicated ferrite bead filter. | | AF16 | UNCORE_V1P0_S3_AF16 | +V1P0S | ✅ | UNCORE_V1P0_S3 pins correctly connected to +V1P0S supply. | | AF18 | UNCORE_V1P0_S3_AF18 | +V1P0S | ✅ | UNCORE_V1P0_S3 pins correctly connected to +V1P0S supply. | | G1 | UNCORE_V1P0_S3_G1 | +V1P0S | ✅ | UNCORE_V1P0_S3 pins correctly connected to +V1P0S supply. | | Y18 | UNCORE_V1P0_S3_Y18 | +V1P0S | ✅ | UNCORE_V1P0_S3 pins correctly connected to +V1P0S supply. | | AF21 | UNCORE_V1P0_S0IX_AF21 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply. | | AG21 | UNCORE_V1P0_S0IX_AG21 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply. | | AG18 | ICLK_V1P35_S3_F2 | VCC_ICLK_V1P35 | ✅ | ICLK_V1P35_S3 pins correctly connected to VCC_ICLK_V1P35 supply through dedicated ferrite bead filter. | | AJ19 | ICLK_V1P35_S3_F1_AJ19 | VCC_ICLK_V1P35 | ✅ | ICLK_V1P35_S3 pins correctly connected to VCC_ICLK_V1P35 supply through dedicated ferrite bead filter. | | AG19 | UNCORE_V1P35_S0IX_F1_AG19 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter. | | AG32 | UNCORE_V1P35_S0IX_F2_AG32 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter. | | AA25 | UNCORE_V1P35_S0IX_F5_AA25 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter. | | AD36 | DRAM_V1P35_S0IX_F1_AD36 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter. | | AF19 | UNCORE_V1P35_S0IX_F6 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter. | | V36 | UNCORE_V1P35_S0IX_F3_V36 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter. | | U36 | UNCORE_V1P35_S0IX_F4_U36 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX and DRAM_V1P35_S0IX pins correctly connected to VCC_UNCORE_V1P35 supply through dedicated ferrite bead filter. | | AJ18 | DDI_V1P0_S0IX_AJ18 | +V1P0S | ✅ | DDI_V1P0_S0IX pins correctly connected to +V1P0S supply. | | AK19 | DDI_V1P0_S0IX_AK19 | +V1P0S | ✅ | DDI_V1P0_S0IX pins correctly connected to +V1P0S supply. | | AK21 | DDI_V1P0_S0IX_AK21 | +V1P0S | ✅ | DDI_V1P0_S0IX pins correctly connected to +V1P0S supply. | | AM16 | DDI_V1P0_S0IX_AM16 | +V1P0S | ✅ | DDI_V1P0_S0IX pins correctly connected to +V1P0S supply. | | BJ6 | VGA_V1P0_S3_BJ6 | +V1P0S | ✅ | VGA_V1P0_S3 pin correctly connected to +V1P0S supply. | | AK18 | PCIE_V1P0_S3_AK18 | +V1P0S | ✅ | PCIE_V1P0_S3 pins correctly connected to +V1P0S supply. | | AM18 | PCIE_V1P0_S3_AM18 | +V1P0S | ✅ | PCIE_V1P0_S3 pins correctly connected to +V1P0S supply. | | AM21 | PCIE_V1P0_S3_AM21 | +V1P0S | ✅ | PCIE_V1P0_S3 pins correctly connected to +V1P0S supply. | | AN21 | PCIE_V1P0_S3_AN21 | +V1P0S | ✅ | PCIE_V1P0_S3 pins correctly connected to +V1P0S supply. | | AM27 | LPC_V1P8V3P3_S3_AM27 | +VCC3S | ✅ | LPC_V1P8V3P3_S3 pin correctly connected to +VCC3S (3.3V) supply. | | AM30 | UNCORE_V1P8_S3_AM30 | +V1P8S | ✅ | UNCORE_V1P8_S3 pins correctly connected to +V1P8S supply. | | AN32 | UNCORE_V1P8_S3_AN32 | +V1P8S | ✅ | UNCORE_V1P8_S3 pins correctly connected to +V1P8S supply. | | U38 | UNCORE_V1P8_S3_U38 | +V1P8S | ✅ | UNCORE_V1P8_S3 pins correctly connected to +V1P8S supply. | | AM32 | HDA_LPE_V1P5V1P8_S3_AM32 | +V1P8S | ✅ | HDA_LPE_V1P5V1P8_S3 pin correctly connected to +V1P8S supply. | | AN16 | VSSA_AN16 | GND | ✅ | VSSA pin correctly connected to GND. | | AN18 | PCIE_SATA_V1P0_S3_AN18 | +V1P0S | ✅ | PCIE_SATA_V1P0_S3 pin correctly connected to +V1P0S supply. | | AN19 | SATA_V1P0_S3_AN19 | +V1P0S | ✅ | SATA_V1P0_S3 pin correctly connected to +V1P0S supply. | | AN24 | VGA_V3P3_S3_AN24 | +VCC3S | ✅ | VGA_V3P3_S3 pin correctly connected to +VCC3S (3.3V) supply. | | AN25 | GPIO_V1P0_S3_AN25 | +V1P0S | ✅ | GPIO_V1P0_S3 pin correctly connected to +V1P0S supply. | | AN27 | SD3_V1P8V3P3_S3_AN27 | +VCC3S | ✅ | SD3_V1P8V3P3_S3 pin correctly connected to +VCC3S (3.3V) supply. | | AN29 | UNCORE_V1P0_S0IX_AN29 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply. | | AN30 | UNCORE_V1P0_S0IX_AN30 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply. | | V24 | UNCORE_V1P0_S0IX_V24 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply. | | Y22 | UNCORE_V1P0_S0IX_Y22 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply. | | Y24 | UNCORE_V1P0_S0IX_Y24 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 supply. | </details> <details> <summary><b>FB3</b> - FERRITE_600OHM_1.3A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/126-0001423) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P35S | ✅ | Input pin correctly connected to +V1P35S power supply | | 2 | 2 | VCC_UNCORE_V1P35 | ✅ | Output pin correctly connected to VCC_UNCORE_V1P35 rail | </details> <details> <summary><b>FB4</b> - FERRITE_120OHM_3A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/126-0004457) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P35S | ✅ | Input pin connected to +V1P35S supply rail. This is the input side of the ferrite bead filter. | | 2 | 2 | VCC_CRT_V1P35 | ✅ | Output pin connected to VCC_CRT_V1P35 rail, which supplies CPU1 pin BD1 (VGA_V1P35_S3_F1_BD1). This is the filtered output side of the ferrite bead. | </details> <details> <summary><b>C164</b> - 22uF 20% 6.3V 0805 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001176) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground pin of decoupling capacitor, correctly connected to GND. | | 2 | 2 | VCC_CRT_V1P35 | ✅ | Power pin of decoupling capacitor, connected to VCC_CRT_V1P35 rail. Provides bulk decoupling for the VGA/CRT power supply. | </details> <details> <summary><b>C28</b> - 2232-0012 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2232-0012) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground pin of decoupling capacitor, correctly connected to GND. | | 2 | 2 | VCC_CRT_V1P35 | ✅ | Power pin of decoupling capacitor, connected to VCC_CRT_V1P35 rail. Provides additional high-frequency decoupling for the VGA/CRT power supply. | </details> <details> <summary><b>C26</b> - 1uF 10% 16V 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground connection for decoupling capacitor on VCC_ICLK_V1P35 rail. | | 2 | 2 | VCC_ICLK_V1P35 | ✅ | Power rail connection for decoupling capacitor on VCC_ICLK_V1P35, providing local energy storage and high-frequency filtering after ferrite bead FB5. | </details> <details> <summary><b>C27</b> - 1uF 10% 16V 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground connection for second decoupling capacitor on VCC_ICLK_V1P35 rail. | | 2 | 2 | VCC_ICLK_V1P35 | ✅ | Power rail connection for second decoupling capacitor on VCC_ICLK_V1P35, providing additional parallel capacitance with C26 for improved high-frequency performance. | </details> <details> <summary><b>FB5</b> - FERRITE_120OHM_3A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/126-0004457) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P35S | ✅ | Input side of ferrite bead connected to +V1P35S source voltage. This provides the unfiltered input to the ICLK power domain filter. | | 2 | 2 | VCC_ICLK_V1P35 | ✅ | Output side of ferrite bead connected to VCC_ICLK_V1P35, providing filtered power to the CPU's integrated clock domain. The ferrite bead is rated for 3A with an expected load of 350mA, providing adequate margin. | </details> <details> <summary><b>C224</b> - 22uF 20% 6.3V 0805 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001176) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCC_VIS_V1P0 | ✅ | Connected to VCC_VIS_V1P0 for bulk decoupling of CPU1 UNCORE_V1P0_S0IX power domain. | | 2 | 2 | GND | ✅ | Connected to GND for return path. | </details> <details> <summary><b>C225</b> - 22uF 20% 6.3V 0805 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001176) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCC_VIS_V1P0 | ✅ | Connected to VCC_VIS_V1P0 for bulk decoupling of CPU1 UNCORE_V1P0_S0IX power domain. | | 2 | 2 | GND | ✅ | Connected to GND for return path. | </details> <details> <summary><b>C201</b> - 22uF 20% 6.3V 0805 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001176) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCC_VIS_V1P0 | ✅ | Connected to VCC_VIS_V1P0 for bulk decoupling of CPU1 UNCORE_V1P0_S0IX power domain. | | 2 | 2 | GND | ✅ | Connected to GND for return path. | </details> <details> <summary><b>C246</b> - 1uF 10% 16V 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCC_VIS_V1P0 | ✅ | Connected to VCC_VIS_V1P0 for high-frequency decoupling of CPU1 UNCORE_V1P0_S0IX power domain. | | 2 | 2 | GND | ✅ | Connected to GND for return path. | </details> <details> <summary><b>C216</b> - 1uF 10% 16V 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCC_VIS_V1P0 | ✅ | Connected to VCC_VIS_V1P0 for high-frequency decoupling of CPU1 UNCORE_V1P0_S0IX power domain. | | 2 | 2 | GND | ✅ | Connected to GND for return path. | </details> <details> <summary><b>R222</b> - 0 ohm JMPR 1/10W 0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0S | ✅ | 0-ohm jumper connecting +V1P0S to VCC_VIS_V1P0. The text note indicates VCC_VIS_V1P0 requires 2.1A, but the current rating of this 0603 jumper cannot be verified without the datasheet. | | 2 | 2 | VCC_VIS_V1P0 | ✅ | 0-ohm jumper connecting +V1P0S to VCC_VIS_V1P0. The text note indicates VCC_VIS_V1P0 requires 2.1A, but the current rating of this 0603 jumper cannot be verified without the datasheet. | </details> <details> <summary><b>R265</b> - 0 ohm JMPR 1/10W 0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0S | ✅ | 0-ohm jumper connects +V1P0S to VCC_DRAM to supply DRAM power from the standby rail. The connections are topologically correct, but the current rating of the 0603 package may be inadequate for the 2.1A requirement indicated by nearby text notes. | | 2 | 2 | VCC_DRAM | ✅ | 0-ohm jumper connects +V1P0S to VCC_DRAM to supply DRAM power from the standby rail. The connections are topologically correct, but the current rating of the 0603 package may be inadequate for the 2.1A requirement indicated by nearby text notes. | </details> <details> <summary><b>R216</b> - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCC_VSS_V1P2 | ✅ | 0 ohm resistor connecting VCC_VSS_V1P2 net to GND. This grounds the MIPI CSI power domain pins (CPU1 AD16, AD18) when CSI is not used, which is correct per datasheet and schematic notes. | | 2 | 2 | GND | ✅ | 0 ohm resistor connecting VCC_VSS_V1P2 net to GND. This grounds the MIPI CSI power domain pins (CPU1 AD16, AD18) when CSI is not used, which is correct per datasheet and schematic notes. | </details> <details> <summary><b>TP4</b> - TEST_POINT_0.040_SMT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/999-0000003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $10N1595 | ✅ | Test point connected to CPU1 reserved pin F1 via net $10N1595. Marked DNI so no electrical connection exists in the actual build. | </details> <details> <summary><b>J2</b> - 258-0004524 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Pin 1 is connected to +5VSB for standby 5V power. This connection is correct and matches the documented pinout, though J2 is marked DNI. | | 2 | 2 | GND | ✅ | Pin 2 is connected to GND for the ground return path. This connection is correct, though J2 is marked DNI. | </details> <details> <summary><b>J8</b> - 3430-0212 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3430-0212) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Pin 1 is connected to +5VSB, providing standby 5V power input. This connection is correct and includes appropriate protection and decoupling. | | 2 | 2 | GND | ✅ | Pin 2 is connected to GND, providing the ground return path for the power input. This connection is correct. | </details> <details> <summary><b>C153</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Decoupling capacitor positive terminal, correctly connected to +5VSB rail for high-frequency filtering. | | 2 | 2 | GND | ✅ | Decoupling capacitor ground terminal, correctly connected to GND. | </details> <details> <summary><b>D7</b> - 130-0004506 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.diodes.com/assets/Datasheets/D5V0L1B2LP.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/130-0004506) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | N | N | GND | ✅ | TVS diode ground reference pin, correctly connected to GND for ESD protection of the +5VSB rail. | | P | P | +5VSB | ✅ | TVS diode protected line pin, correctly connected to +5VSB rail for ESD protection. | </details> <details> <summary><b>CPU1</b> - INTEL_ATOM_E3825_SOC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A11 | VSS1 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | A15 | VSS2 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | A19 | VSS3 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | A23 | VSS4 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | A27 | VSS5 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | A31 | VSS6 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | A35 | VSS7 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | A39 | VSS8 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | A43 | VSS9 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | A47 | VSS10 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA1 | VSS11 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA3 | VSS15 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA12 | | | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA13 | | | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA14 | | | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA15 | | | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA16 | VSS12 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA19 | VSS13 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA21 | VSS14 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA32 | VSS16 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA35 | VSS17 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA38 | VSS18 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AA53 | VSS19 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AB10 | VSS20 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AB4 | VSS21 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AB41 | VSS22 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AB45 | VSS23 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AB47 | VSS24 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AB48 | VSS25 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AB50 | VSS26 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AB51 | VSS27 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AB6 | VSS28 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AC16 | VSS29 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AC18 | VSS30 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AC19 | VSS31 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AC21 | VSS32 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AC25 | VSS33 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AC33 | VSS34 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AC35 | VSS35 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AC36 | VSS36 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AC38 | VSS37 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AD19 | VSS38 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AD21 | VSS39 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AD25 | VSS40 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AD32 | VSS41 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AD33 | VSS42 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AD47 | VSS43 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AD7 | VSS44 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE1 | VSS45 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE11 | VSS46 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE12 | VSS47 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE14 | VSS48 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE3 | VSS49 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE4 | VSS50 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE40 | VSS51 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE42 | VSS52 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE43 | VSS53 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE45 | VSS54 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE46 | VSS55 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE48 | VSS56 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE50 | VSS57 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE51 | VSS58 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE53 | VSS59 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE6 | VSS60 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE8 | VSS61 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AE9 | VSS62 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AF10 | VSS63 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AF12 | VSS64 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AF25 | VSS65 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AF32 | VSS66 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AF47 | VSS67 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AG16 | VSS68 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AG25 | VSS69 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AG36 | VSS70 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AG38 | VSS71 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH4 | VSS72 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH41 | VSS73 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH45 | VSS74 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH6 | VSS110 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH7 | VSS75 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH9 | VSS76 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH47 | VSS106 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH48 | VSS107 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH50 | VSS108 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AH51 | VSS109 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ1 | VSS77 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ16 | VSS78 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ21 | VSS79 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ25 | VSS80 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ27 | VSS81 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ29 | VSS82 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ3 | VSS83 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ30 | VSS84 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ32 | VSS85 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ33 | VSS86 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ35 | VSS87 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ38 | VSS88 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AJ53 | VSS89 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AK10 | VSS90 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AK14 | VSS91 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AK16 | VSS92 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AK33 | VSS93 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AK41 | VSS94 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AK44 | VSS95 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM12 | VSS96 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM19 | VSS97 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM24 | VSS98 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM25 | VSS99 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM29 | VSS100 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM33 | VSS101 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM35 | VSS102 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM36 | VSS103 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM40 | VSS104 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM44 | VSS111 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM51 | VSS112 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AM7 | VSS113 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN1 | VSS114 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN11 | VSS115 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN12 | VSS116 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN14 | VSS117 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN22 | VSS118 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN3 | VSS119 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN33 | VSS120 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN35 | VSS121 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN36 | VSS122 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN38 | VSS123 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN40 | VSS124 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN42 | VSS125 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN43 | VSS126 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN45 | VSS127 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN46 | VSS128 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN48 | VSS129 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN49 | VSS130 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN5 | VSS131 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN51 | VSS132 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN53 | VSS133 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN6 | VSS134 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN8 | VSS135 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AN9 | VSS136 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AP40 | VSS137 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT12 | VSS138 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT16 | VSS139 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT19 | VSS140 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT24 | VSS141 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT27 | VSS142 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT30 | VSS143 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT35 | VSS144 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT38 | VSS145 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT4 | VSS146 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT47 | VSS147 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AT52 | VSS148 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AU1 | VSS149 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AU24 | VSS150 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AU3 | VSS151 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AU30 | VSS152 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AU38 | VSS153 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AU51 | VSS154 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV12 | VSS155 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV13 | VSS156 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV14 | VSS157 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV18 | VSS158 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV19 | VSS159 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV24 | VSS160 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV27 | VSS161 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV30 | VSS162 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV35 | VSS163 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV38 | VSS164 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV47 | VSS165 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV51 | VSS166 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AV7 | VSS167 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AW13 | VSS168 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AW19 | VSS169 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AW27 | VSS170 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AW3 | VSS171 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AW35 | VSS172 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AY10 | VSS173 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AY22 | VSS174 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AY32 | VSS175 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AY36 | VSS176 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AY4 | VSS177 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AY50 | VSS178 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | AY9 | VSS179 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BA14 | VSS180 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BA19 | VSS181 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BA22 | VSS182 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BA27 | VSS183 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BA32 | VSS184 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BA35 | VSS185 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BA40 | VSS186 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BA53 | VSS187 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BB19 | VSS188 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BB27 | VSS189 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BB35 | VSS190 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BC20 | VSS191 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BC22 | VSS192 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BC26 | VSS193 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BC28 | VSS194 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BC32 | VSS195 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BC34 | VSS196 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BC42 | VSS197 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BD19 | VSS198 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BD24 | VSS199 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BD27 | VSS200 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BD30 | VSS201 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BD35 | VSS202 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BE19 | VSS203 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BE2 | VSS204 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BE35 | VSS205 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BE8 | VSS206 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BF12 | VSS207 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BF16 | VSS208 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BF24 | VSS209 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BF30 | VSS211 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BF36 | VSS212 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BF38 | VSS210 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BF4 | VSS213 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BG31 | VSS214 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BG34 | VSS215 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BG39 | VSS216 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BG42 | VSS217 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BG45 | VSS218 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BG49 | VSS219 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ11 | VSS220 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ15 | VSS221 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ19 | VSS222 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ23 | VSS223 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ27 | VSS224 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ31 | VSS225 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ35 | VSS226 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ39 | VSS227 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ43 | VSS228 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ47 | VSS229 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | BJ7 | VSS230 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | C14 | VSS231 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | C31 | VSS232 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | C34 | VSS233 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | C39 | VSS234 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | C42 | VSS235 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | C45 | VSS236 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | C49 | VSS237 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | D12 | VSS238 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | D16 | VSS239 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | D24 | VSS240 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | D30 | VSS241 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | D36 | VSS242 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | D38 | VSS243 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | E19 | VSS244 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | E35 | VSS245 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | E8 | VSS246 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | F19 | VSS247 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | F2 | VSS248 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | F24 | VSS249 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | F27 | VSS250 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | F30 | VSS251 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | F35 | VSS252 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | F5 | VSS253 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | F7 | VSS254 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | G10 | VSS255 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | G20 | VSS256 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | G22 | VSS257 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | G26 | VSS258 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | G28 | VSS259 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | G32 | VSS260 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | G34 | VSS261 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | G42 | VSS262 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | H19 | VSS263 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | H27 | VSS264 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | H35 | VSS265 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | J1 | VSS266 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | J16 | VSS267 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | J19 | VSS268 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | J22 | VSS269 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | J27 | VSS270 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | J32 | VSS271 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | J35 | VSS272 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | J40 | VSS273 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | J53 | VSS274 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | K14 | VSS275 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | K22 | VSS276 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | K32 | VSS277 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | K36 | VSS278 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | K4 | VSS279 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | K50 | VSS280 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | K9 | VSS281 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | L13 | VSS282 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | L19 | VSS283 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | L27 | VSS284 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | L35 | VSS285 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | M19 | VSS286 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | M26 | VSS287 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | M27 | VSS288 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | M28 | VSS105 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | M34 | VSS289 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | M35 | VSS290 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | M38 | VSS291 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | M47 | VSS292 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | M51 | VSS293 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | N1 | VSS294 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | N16 | VSS295 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | N38 | VSS296 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | N51 | VSS297 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P13 | VSS298 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P16 | VSS299 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P19 | VSS300 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P20 | VSS301 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P24 | VSS302 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P32 | VSS303 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P35 | VSS304 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P38 | VSS305 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P4 | VSS306 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P47 | VSS307 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P52 | VSS308 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | P9 | VSS309 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | T40 | VSS310 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U1 | VSS311 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U11 | VSS312 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U12 | VSS313 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U14 | VSS314 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U21 | VSS315 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U3 | VSS316 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U30 | VSS317 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U32 | VSS318 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U40 | VSS319 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U42 | VSS320 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U43 | VSS321 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U45 | VSS322 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U46 | VSS323 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U48 | VSS324 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U49 | VSS325 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U5 | VSS326 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U51 | VSS327 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U53 | VSS328 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U6 | VSS329 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U8 | VSS330 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | U9 | VSS331 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | V12 | VSS332 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | V16 | VSS333 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | V19 | VSS334 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | V21 | VSS335 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | V35 | VSS336 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | V40 | VSS337 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | V44 | VSS338 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | V51 | VSS339 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | V7 | VSS340 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y10 | VSS341 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y14 | VSS342 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y16 | VSS343 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y21 | VSS344 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y25 | VSS345 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y33 | VSS346 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y41 | VSS347 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y44 | VSS348 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y7 | VSS349 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | | Y9 | VSS350 | GND | ✅ | All VSS ground pins of the Intel Atom E3825 processor are correctly connected to the GND net, providing proper ground reference, return current paths, thermal dissipation, and EMI reduction. | </details> <details> <summary><b>MEM2</b> - MT41K256M16HA-125:E ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/374/MT41K256M16_MT41K1G4_MT41K512M8_DS.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/MT41K256M16HA-125:E) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | VDDQ1 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | C1 | VDDQ2 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | R1 | VDD7 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | B2 | VDD8 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | D2 | VDDQ9 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | H2 | VDDQ4 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | K2 | VDD9 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | G7 | VDD1 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | A8 | VDDQ5 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | K8 | VDD2 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | C9 | VDDQ6 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | N1 | VDD6 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | F1 | VDDQ3 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | D9 | VDD4 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | E9 | VDDQ7 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | H9 | VDDQ8 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | N9 | VDD3 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | R9 | VDD5 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail for DDR3L operation at 1.35V nominal voltage. | | B1 | VSSQ1 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | D1 | VSSQ2 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | E1 | VSS1 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | G1 | VSSQ3 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | M1 | VSS2 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | P1 | VSS3 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | T1 | VSS4 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | E2 | VSSQ4 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | J2 | VSS5 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | B3 | VSS6 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | D8 | VSSQ5 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | E8 | VSSQ6 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | G8 | VSS7 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | J8 | VSS8 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | A9 | VSS9 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | B9 | VSSQ7 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | F9 | VSSQ8 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | G9 | VSSQ9 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | M9 | VSS10 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | P9 | VSS11 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | T9 | VSS12 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | C7 | DQSU | M_DQS_A_P1 | ✅ | Upper byte data strobe differential pair (UDQS/UDQS#) correctly connected to M_DQS_A_P1 and M_DQS_A_N1. These strobes are edge-aligned with read data and center-aligned with write data. | | B7 | /DQSU | M_DQS_A_N1 | ✅ | Upper byte data strobe differential pair (UDQS/UDQS#) correctly connected to M_DQS_A_P1 and M_DQS_A_N1. These strobes are edge-aligned with read data and center-aligned with write data. | | D3 | DMU | M_DM_A1 | ✅ | Upper byte data mask (UDM) correctly connected to M_DM_A1. This input masks write data for the upper byte. | | D7 | DQU0 | M_DATA_A9 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface. | | C3 | DQU1 | M_DATA_A10 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface. | | C8 | DQU2 | M_DATA_A8 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface. | | C2 | DQU3 | M_DATA_A11 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface. | | A7 | DQU4 | M_DATA_A13 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface. | | A2 | DQU5 | M_DATA_A15 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface. | | B8 | DQU6 | M_DATA_A12 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface. | | A3 | DQU7 | M_DATA_A14 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 8-15 (M_DATA_A8 through M_DATA_A15). These pins form the upper byte of the 16-bit data interface. | | E3 | DQL0 | M_DATA_A0 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface. | | F7 | DQL1 | M_DATA_A1 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface. | | F2 | DQL2 | M_DATA_A2 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface. | | F8 | DQL3 | M_DATA_A3 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface. | | H3 | DQL4 | M_DATA_A4 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface. | | H8 | DQL5 | M_DATA_A5 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface. | | G2 | DQL6 | M_DATA_A6 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface. | | H7 | DQL7 | M_DATA_A7 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 0-7 (M_DATA_A0 through M_DATA_A7). These pins form the lower byte of the 16-bit data interface. | | E7 | DML | M_DM_A0 | ✅ | Lower byte data mask (LDM) correctly connected to M_DM_A0. This input masks write data for the lower byte. | | F3 | DQSL | M_DQS_A_P0 | ✅ | Lower byte data strobe differential pair (LDQS/LDQS#) correctly connected to M_DQS_A_P0 and M_DQS_A_N0. These strobes are edge-aligned with read data and center-aligned with write data. | | G3 | /DQSL | M_DQS_A_N0 | ✅ | Lower byte data strobe differential pair (LDQS/LDQS#) correctly connected to M_DQS_A_P0 and M_DQS_A_N0. These strobes are edge-aligned with read data and center-aligned with write data. | | H1 | VREFDQ | SM_VREF_DQ1_A | ✅ | Reference voltage for data (VREFDQ) correctly connected to SM_VREF_DQ1_A. This voltage is generated by resistor divider R310/R325 (both 4.7K) to create VDD/2, with decoupling capacitors C124 and C329. | | J1 | NC1__ODT1_ | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | L1 | NC2__/CS1_ | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | J9 | NC3__CKE1_ | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | L9 | NC4__ZQ1_ | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | M7 | NC5 | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | J3 | /RAS | M_RAS_A_L | ✅ | Row address strobe (RAS#) correctly connected to M_RAS_A_L. This active-low command input is part of the command encoding. | | J7 | CK | M_CLK_A_P0 | ✅ | Differential clock inputs (CK/CK#) correctly connected to M_CLK_A_P0 and M_CLK_A_N0. All control and address inputs are sampled on the CK/CK# crossing. Optional 3.3pF capacitor C331 (DNI) provides AC coupling if needed. | | K7 | /CK | M_CLK_A_N0 | ✅ | Differential clock inputs (CK/CK#) correctly connected to M_CLK_A_P0 and M_CLK_A_N0. All control and address inputs are sampled on the CK/CK# crossing. Optional 3.3pF capacitor C331 (DNI) provides AC coupling if needed. | | K1 | ODT | M_ODT_A0 | ✅ | On-die termination enable (ODT) correctly connected to M_ODT_A0. This input enables termination resistance for DQ, DQS, and DM signals. | | K3 | /CAS | M_CAS_A_L | ✅ | Column address strobe (CAS#) correctly connected to M_CAS_A_L. This active-low command input is part of the command encoding. | | K9 | CKE | M_CKE_A0 | ✅ | Clock enable (CKE) correctly connected to M_CKE_A0. This input enables/disables internal circuitry and clocks. | | L2 | /CS | M_CS_A_L0 | ✅ | Chip select (CS#) correctly connected to M_CS_A_L0. This active-low input enables/disables the command decoder. | | L3 | /WE | M_WE_A_L | ✅ | Write enable (WE#) correctly connected to M_WE_A_L. This active-low command input is part of the command encoding. | | L8 | ZQ | M_ZQ1 | ✅ | ZQ calibration pin correctly connected to M_ZQ1, which is terminated to GND through R140 (240Ω). This provides the external reference for output driver and ODT calibration. | | M2 | BA0 | M_BS_A0 | ✅ | Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs select one of 8 internal banks and are shared between both memory devices. | | N8 | BA1 | M_BS_A1 | ✅ | Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs select one of 8 internal banks and are shared between both memory devices. | | M3 | BA2 | M_BS_A2 | ✅ | Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs select one of 8 internal banks and are shared between both memory devices. | | M8 | VREFCA | SM_VREF_CA1_A | ✅ | Reference voltage for control/command/address (VREFCA) correctly connected to SM_VREF_CA1_A. This voltage is generated by resistor divider R144/R326 (both 4.7K) to create VDD/2, with decoupling capacitors C133 and C344. | | N3 | A0 | M_MA_A0 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | P7 | A1 | M_MA_A1 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | P3 | A2 | M_MA_A2 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | N2 | A3 | M_MA_A3 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | P8 | A4 | M_MA_A4 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | P2 | A5 | M_MA_A5 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | R8 | A6 | M_MA_A6 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | R2 | A7 | M_MA_A7 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | T8 | A8 | M_MA_A8 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | R3 | A9 | M_MA_A9 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | L7 | A10_AP_ | M_MA_A10 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | R7 | A11 | M_MA_A11 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | N7 | A12_/BC_ | M_MA_A12 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | T3 | A13 | M_MA_A13 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | T7 | A14 | M_MA_A14 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are referenced to VREFCA and shared between both memory devices. | | T2 | /RESET | M_A_RST_L | ✅ | Active-low reset (RESET#) correctly connected to M_A_RST_L. This asynchronous input is shared between both memory devices and includes optional filtering capacitor C374 (10pF, DNI). | </details> <details> <summary><b>MEM3</b> - MT41K256M16HA-125:E ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/374/MT41K256M16_MT41K1G4_MT41K512M8_DS.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/MT41K256M16HA-125:E) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | VDDQ1 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | C1 | VDDQ2 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | R1 | VDD7 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | B2 | VDD8 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | D2 | VDDQ9 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | H2 | VDDQ4 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | K2 | VDD9 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | G7 | VDD1 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | A8 | VDDQ5 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | K8 | VDD2 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | C9 | VDDQ6 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | N1 | VDD6 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | F1 | VDDQ3 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | D9 | VDD4 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | E9 | VDDQ7 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | H9 | VDDQ8 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | N9 | VDD3 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | R9 | VDD5 | +VDIMM | ✅ | Power supply pins (VDD/VDDQ) correctly connected to +VDIMM rail, sharing the same power distribution as MEM2 for DDR3L operation. | | B1 | VSSQ1 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | D1 | VSSQ2 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | E1 | VSS1 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | G1 | VSSQ3 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | M1 | VSS2 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | P1 | VSS3 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | T1 | VSS4 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | E2 | VSSQ4 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | J2 | VSS5 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | B3 | VSS6 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | D8 | VSSQ5 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | E8 | VSSQ6 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | G8 | VSS7 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | J8 | VSS8 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | A9 | VSS9 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | B9 | VSSQ7 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | F9 | VSSQ8 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | G9 | VSSQ9 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | M9 | VSS10 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | P9 | VSS11 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | T9 | VSS12 | GND | ✅ | Ground pins (VSS/VSSQ) correctly connected to GND. VSSQ pins provide isolated ground for improved noise immunity on data signals. | | C7 | DQSU | M_DQS_A_P3 | ✅ | Upper byte data strobe differential pair (UDQS/UDQS#) correctly connected to M_DQS_A_P3 and M_DQS_A_N3. These strobes are edge-aligned with read data and center-aligned with write data for the second memory device. | | B7 | /DQSU | M_DQS_A_N3 | ✅ | Upper byte data strobe differential pair (UDQS/UDQS#) correctly connected to M_DQS_A_P3 and M_DQS_A_N3. These strobes are edge-aligned with read data and center-aligned with write data for the second memory device. | | D3 | DMU | M_DM_A3 | ✅ | Upper byte data mask (UDM) correctly connected to M_DM_A3. This input masks write data for the upper byte of the second memory device. | | D7 | DQU0 | M_DATA_A29 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration. | | C3 | DQU1 | M_DATA_A26 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration. | | C8 | DQU2 | M_DATA_A28 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration. | | C2 | DQU3 | M_DATA_A27 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration. | | A7 | DQU4 | M_DATA_A25 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration. | | A2 | DQU5 | M_DATA_A30 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration. | | B8 | DQU6 | M_DATA_A24 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration. | | A3 | DQU7 | M_DATA_A31 | ✅ | Upper byte data pins (DQU0-DQU7) correctly connected to data bus bits 24-31 (M_DATA_A24 through M_DATA_A31). These pins form the upper byte of the second 16-bit data interface in a 32-bit configuration. | | E3 | DQL0 | M_DATA_A16 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration. | | F7 | DQL1 | M_DATA_A17 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration. | | F2 | DQL2 | M_DATA_A18 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration. | | F8 | DQL3 | M_DATA_A19 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration. | | H3 | DQL4 | M_DATA_A20 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration. | | H8 | DQL5 | M_DATA_A21 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration. | | G2 | DQL6 | M_DATA_A22 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration. | | H7 | DQL7 | M_DATA_A23 | ✅ | Lower byte data pins (DQL0-DQL7) correctly connected to data bus bits 16-23 (M_DATA_A16 through M_DATA_A23). These pins form the lower byte of the second 16-bit data interface in a 32-bit configuration. | | E7 | DML | M_DM_A2 | ✅ | Lower byte data mask (LDM) correctly connected to M_DM_A2. This input masks write data for the lower byte of the second memory device. | | F3 | DQSL | M_DQS_A_P2 | ✅ | Lower byte data strobe differential pair (LDQS/LDQS#) correctly connected to M_DQS_A_P2 and M_DQS_A_N2. These strobes are edge-aligned with read data and center-aligned with write data for the second memory device. | | G3 | /DQSL | M_DQS_A_N2 | ✅ | Lower byte data strobe differential pair (LDQS/LDQS#) correctly connected to M_DQS_A_P2 and M_DQS_A_N2. These strobes are edge-aligned with read data and center-aligned with write data for the second memory device. | | H1 | VREFDQ | SM_VREF_DQ1_A | ✅ | Reference voltage for data (VREFDQ) correctly connected to SM_VREF_DQ1_A. This voltage is shared with MEM2 and generated by the same resistor divider. | | J1 | NC1__ODT1_ | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | L1 | NC2__/CS1_ | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | J9 | NC3__CKE1_ | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | L9 | NC4__ZQ1_ | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | M7 | NC5 | | ✅ | No-connect pins correctly left unconnected. The datasheet specifies these pins should be left unconnected. | | J3 | /RAS | M_RAS_A_L | ✅ | Row address strobe (RAS#) correctly connected to M_RAS_A_L. This input is shared with MEM2 as part of the command bus. | | J7 | CK | M_CLK_A_P0 | ✅ | Differential clock inputs (CK/CK#) correctly connected to M_CLK_A_P0 and M_CLK_A_N0. Clock is shared with MEM2 for synchronous operation of both devices. | | K7 | /CK | M_CLK_A_N0 | ✅ | Differential clock inputs (CK/CK#) correctly connected to M_CLK_A_P0 and M_CLK_A_N0. Clock is shared with MEM2 for synchronous operation of both devices. | | K1 | ODT | M_ODT_A0 | ✅ | On-die termination enable (ODT) correctly connected to M_ODT_A0. This input is shared with MEM2 for simultaneous termination control. | | K3 | /CAS | M_CAS_A_L | ✅ | Column address strobe (CAS#) correctly connected to M_CAS_A_L. This input is shared with MEM2 as part of the command bus. | | K9 | CKE | M_CKE_A0 | ✅ | Clock enable (CKE) correctly connected to M_CKE_A0. This input is shared with MEM2 for simultaneous power state control. | | L2 | /CS | M_CS_A_L0 | ✅ | Chip select (CS#) correctly connected to M_CS_A_L0. This input is shared with MEM2 for simultaneous chip selection. | | L3 | /WE | M_WE_A_L | ✅ | Write enable (WE#) correctly connected to M_WE_A_L. This input is shared with MEM2 as part of the command bus. | | L8 | ZQ | M_ZQ2 | ✅ | ZQ calibration pin correctly connected to M_ZQ2, which is terminated to GND through R327 (240Ω). Each memory device has its own ZQ calibration resistor. | | M2 | BA0 | M_BS_A0 | ✅ | Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs are shared with MEM2 for simultaneous bank selection. | | N8 | BA1 | M_BS_A1 | ✅ | Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs are shared with MEM2 for simultaneous bank selection. | | M3 | BA2 | M_BS_A2 | ✅ | Bank address inputs (BA0-BA2) correctly connected to bank address bus (M_BS_A0 through M_BS_A2). These inputs are shared with MEM2 for simultaneous bank selection. | | M8 | VREFCA | SM_VREF_CA1_A | ✅ | Reference voltage for control/command/address (VREFCA) correctly connected to SM_VREF_CA1_A. This voltage is shared with MEM2 and generated by the same resistor divider. | | N3 | A0 | M_MA_A0 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | P7 | A1 | M_MA_A1 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | P3 | A2 | M_MA_A2 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | N2 | A3 | M_MA_A3 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | P8 | A4 | M_MA_A4 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | P2 | A5 | M_MA_A5 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | R8 | A6 | M_MA_A6 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | R2 | A7 | M_MA_A7 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | T8 | A8 | M_MA_A8 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | R3 | A9 | M_MA_A9 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | L7 | A10_AP_ | M_MA_A10 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | R7 | A11 | M_MA_A11 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | N7 | A12_/BC_ | M_MA_A12 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | T3 | A13 | M_MA_A13 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | T7 | A14 | M_MA_A14 | ✅ | Address inputs (A0-A14) correctly connected to address bus (M_MA_A0 through M_MA_A14). These inputs are shared with MEM2 for simultaneous addressing. | | T2 | /RESET | M_A_RST_L | ✅ | Active-low reset (RESET#) correctly connected to M_A_RST_L. This signal is shared with MEM2 for simultaneous reset of both devices. | </details> <details> <summary><b>R144</b> - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Upper resistor of voltage divider connected to +VDIMM supply. Forms part of VREFCA generation circuit for DDR3 memory. | | 2 | 2 | SM_VREF_CA1_A | ✅ | Connected to SM_VREF_CA1_A reference voltage node. See pin 1 analysis. | </details> <details> <summary><b>R326</b> - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Lower resistor of voltage divider connected to GND. Forms part of VREFCA generation circuit for DDR3 memory. | | 2 | 2 | SM_VREF_CA1_A | ✅ | Connected to SM_VREF_CA1_A reference voltage node. See pin 1 analysis. | </details> <details> <summary><b>C133</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SM_VREF_CA1_A | ✅ | Decoupling capacitor for VREFCA reference voltage. Filters high-frequency noise on the SM_VREF_CA1_A net. | | 2 | 2 | GND | ✅ | Connected to GND for decoupling. See pin 1 analysis. | </details> <details> <summary><b>C344</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SM_VREF_CA1_A | ✅ | Additional decoupling capacitor for VREFCA reference voltage. Provides parallel filtering with C133 on the SM_VREF_CA1_A net. | | 2 | 2 | GND | ✅ | Connected to GND for decoupling. See pin 1 analysis. | </details> <details> <summary><b>R325</b> - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Lower resistor in VREFDQ voltage divider, connected to ground. | | 2 | 2 | SM_VREF_DQ1_A | ✅ | Connected to SM_VREF_DQ1_A reference voltage node. | </details> <details> <summary><b>R310</b> - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Upper resistor in VREFDQ voltage divider, connected to +VDIMM supply. | | 2 | 2 | SM_VREF_DQ1_A | ✅ | Connected to SM_VREF_DQ1_A reference voltage node. | </details> <details> <summary><b>C124</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SM_VREF_DQ1_A | ✅ | Decoupling capacitor for VREFDQ, providing AC filtering and stability. | | 2 | 2 | GND | ✅ | Ground connection for decoupling capacitor. | </details> <details> <summary><b>C329</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SM_VREF_DQ1_A | ✅ | Decoupling capacitor for VREFDQ, providing AC filtering and stability. | | 2 | 2 | GND | ✅ | Ground connection for decoupling capacitor. | </details> <details> <summary><b>R140</b> - 110-0001971 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001971) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | M_ZQ1 | ✅ | Connected to M_ZQ1 net, which connects to MEM2 pin L8 (ZQ). This provides the required impedance calibration reference for the DDR3 memory device. | | 2 | 2 | GND | ✅ | Connected to GND, providing the ground reference for the ZQ calibration resistor. | </details> <details> <summary><b>R327</b> - 110-0001971 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001971) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | M_ZQ2 | ✅ | Connected to M_ZQ2 net, which connects to MEM3 pin L8 (ZQ). This provides the required impedance calibration reference for the DDR3 memory device. | | 2 | 2 | GND | ✅ | Connected to GND, providing the ground reference for the ZQ calibration resistor. | </details> <details> <summary><b>R353</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | M_A_DRAMRST_L | ✅ | Connected to M_A_DRAMRST_L, the system reset input signal. This pin receives the reset signal from the memory controller. | | 2 | 2 | M_A_RST_L | ✅ | Connected to M_A_RST_L, the local reset net that feeds the /RESET pins of memory devices MEM2 and MEM3. | </details> <details> <summary><b>C374</b> - 123-0001076 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001076) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND. This provides the ground reference for the filter capacitor on the reset line. | | 2 | 2 | M_A_RST_L | ✅ | Connected to M_A_RST_L, the reset signal for DDR3 memories. This 10pF capacitor would provide high-frequency filtering on the reset line, but is marked DNI. | </details> <details> <summary><b>C331</b> - 123-0004462 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0004462) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | M_CLK_A_N0 | ✅ | 3.3pF capacitor connected between differential clock lines M_CLK_A_N0 and M_CLK_A_P0, marked DNI. | | 2 | 2 | M_CLK_A_P0 | ✅ | 3.3pF capacitor connected between differential clock lines M_CLK_A_N0 and M_CLK_A_P0, marked DNI. | </details> <details> <summary><b>C145</b> - 123-0004765 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0004765) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM_VTT | ✅ | Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground. | | 2 | 2 | GND | ✅ | Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground. | </details> <details> <summary><b>C146</b> - 123-0004765 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0004765) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM_VTT | ✅ | Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground. | | 2 | 2 | GND | ✅ | Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground. | </details> <details> <summary><b>C369</b> - 123-0004765 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0004765) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM_VTT | ✅ | Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground. | | 2 | 2 | GND | ✅ | Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground. | </details> <details> <summary><b>C370</b> - 123-0004765 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0004765) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM_VTT | ✅ | Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground. | | 2 | 2 | GND | ✅ | Decoupling capacitor correctly connected between +VDIMM_VTT power rail and ground. | </details> <details> <summary><b>FL1</b> - 3750-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3750-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | CH1-IN | SD3_CD# | ✅ | CH1-IN is connected to SD3_CD# (card detect signal from controller). This channel filters the card detect signal before it reaches the SD card connector. | | 2 | CH2-IN | SD3_D2 | ✅ | CH2-IN is connected to SD3_D2 (SD card data line 2 from controller). This channel filters the data signal before it reaches the SD card connector. | | 3 | CH3-IN | SD3_D3 | ✅ | CH3-IN is connected to SD3_D3 (SD card data line 3 from controller). This channel filters the data signal before it reaches the SD card connector. | | 4 | CH4-IN | SD3_CMD | ✅ | CH4-IN is connected to SD3_CMD (SD card command line from controller). This channel filters the command signal before it reaches the SD card connector. | | 5 | CH5-IN | SD3_CLK | ✅ | CH5-IN is connected to SD3_CLK (SD card clock from controller). This channel filters the clock signal before it reaches the SD card connector. | | 6 | CH6-IN | SD3_D0 | ✅ | CH6-IN is connected to SD3_D0 (SD card data line 0 from controller). This channel filters the data signal before it reaches the SD card connector. | | 7 | CH7-IN | SD3_D1 | ✅ | CH7-IN is connected to SD3_D1 (SD card data line 1 from controller). This channel filters the data signal before it reaches the SD card connector. | | 8 | CH8-IN | | ✅ | CH8-IN is not connected. Channel 8 is unused in this design. | | 9 | CH8-OUT | | ✅ | CH8-OUT is not connected. Channel 8 is unused in this design. | | 10 | CH7-OUT | SD3_D1_R | ✅ | CH7-OUT provides the filtered SD3_D1 signal (SD3_D1_R) to the SD card connector. | | 11 | CH6-OUT | SD3_D0_R | ✅ | CH6-OUT provides the filtered SD3_D0 signal (SD3_D0_R) to the SD card connector. | | 12 | CH5-OUT | SD3_CLK_R | ✅ | CH5-OUT provides the filtered SD3_CLK signal (SD3_CLK_R) to the SD card connector. | | 13 | CH4-OUT | SD3_CMD_R | ✅ | CH4-OUT provides the filtered SD3_CMD signal (SD3_CMD_R) to the SD card connector. | | 14 | CH3-OUT | SD3_D3_R | ✅ | CH3-OUT provides the filtered SD3_D3 signal (SD3_D3_R) to the SD card connector. | | 15 | CH2-OUT | SD3_D2_R | ✅ | CH2-OUT provides the filtered SD3_D2 signal (SD3_D2_R) to the SD card connector. | | 16 | CH1-OUT | SD3_CD_R | ✅ | CH1-OUT provides the filtered card detect signal (SD3_CD_R) to the SD card connector. | | 17 | GND_PAD | GND | ✅ | GND_PAD is correctly connected to ground. | </details> <details> <summary><b>P2</b> - SCHA5B0200 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/SCHA5B0200) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | DAT2 | SD3_D2_R | ✅ | DAT2 is connected to the filtered SD data line 2 signal (SD3_D2_R) from the controller through FL1. | | 2 | CD/DAT3 | SD3_D3_R | ✅ | CD/DAT3 is connected to the filtered SD data line 3 signal (SD3_D3_R) from the controller through FL1. | | 3 | CMD | SD3_CMD_R | ✅ | CMD is connected to the filtered SD command line signal (SD3_CMD_R) from the controller through FL1. | | 4 | VDD | +VCC3 | ✅ | VDD is connected to +VCC3 power rail with proper decoupling capacitors. | | 5 | CLOCK | SD3_CLK_R | ✅ | CLOCK is connected to the filtered SD clock signal (SD3_CLK_R) from the controller through FL1. | | 6 | VSS | GND | ✅ | VSS is correctly connected to ground. | | 7 | DAT0 | SD3_D0_R | ✅ | DAT0 is connected to the filtered SD data line 0 signal (SD3_D0_R) from the controller through FL1. | | 8 | DAT1 | SD3_D1_R | ✅ | DAT1 is connected to the filtered SD data line 1 signal (SD3_D1_R) from the controller through FL1. | | 9 | GND | GND | ✅ | GND is correctly connected to ground. | | 10 | CD | SD3_CD_R | ✅ | CD is connected to the filtered card detect signal (SD3_CD_R) from the controller through FL1. | | 11 | GND3 | FGND-uSD | ✅ | Frame ground pins are connected to FGND-uSD, which is intentionally separated from signal ground per the design note. | | 12 | GND4 | FGND-uSD | ✅ | Frame ground pins are connected to FGND-uSD, which is intentionally separated from signal ground per the design note. | | 15 | GND7 | FGND-uSD | ✅ | Frame ground pins are connected to FGND-uSD, which is intentionally separated from signal ground per the design note. | | 16 | GND8 | FGND-uSD | ✅ | Frame ground pins are connected to FGND-uSD, which is intentionally separated from signal ground per the design note. | | 13 | GND5 | FGND-uSD-Front | ✅ | Frame ground pins are connected to FGND-uSD-Front, which is intentionally separated from signal ground per the design note. | | 14 | GND6 | FGND-uSD-Front | ✅ | Frame ground pins are connected to FGND-uSD-Front, which is intentionally separated from signal ground per the design note. | </details> <details> <summary><b>U2</b> - TPD12S016PW ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%253A%252F%252Fwww.ti.com%252Flit%252Fgpn%252Ftpd12s016) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/TPD12S016PW) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | CEC_A | HDMI_CEC | ✅ | CEC_A pin correctly connected to HDMI controller side CEC signal (HDMI_CEC). | | 2 | SCL_A | HDMI_DDCCLK | ✅ | SCL_A pin correctly connected to HDMI controller side DDC clock (HDMI_DDCCLK). External pullup R28 is redundant but not incorrect. | | 3 | SDA_A | HDMI_DDCDAT | ✅ | SDA_A pin correctly connected to HDMI controller side DDC data (HDMI_DDCDAT). External pullup R30 is redundant but not incorrect. | | 4 | HPD_A | HDMI_HPD | ✅ | HPD_A pin correctly connected to HDMI controller side hot plug detect signal (HDMI_HPD). | | 5 | LS_OE | LS_OE | ✅ | LS_OE pin correctly connected with 2.2kΩ pullup resistor (R172) to enable level shifters by default. | | 6 | GND1 | GND | ✅ | Ground pins correctly connected to system ground plane. | | 14 | GND2 | GND | ✅ | Ground pins correctly connected to system ground plane. | | 19 | GND3 | GND | ✅ | Ground pins correctly connected to system ground plane. | | 7 | CEC_B | C_HDMI_CEC | ✅ | CEC_B pin correctly connected to HDMI connector CEC signal (C_HDMI_CEC). | | 8 | SCL_B | C_HDMI_SCL | ✅ | SCL_B pin correctly connected to HDMI connector DDC clock signal (C_HDMI_SCL). | | 9 | SDA_B | C_HDMI_SDA | ✅ | SDA_B pin correctly connected to HDMI connector DDC data signal (C_HDMI_SDA). | | 10 | HPD_B | C_HDMI_HPD | ✅ | HPD_B pin correctly connected to HDMI connector hot plug detect signal (C_HDMI_HPD). | | 11 | VCC5V | +5VSB | ✅ | VCC5V pin correctly connected to +5VSB supply with 0.1µF decoupling capacitor (C155). | | 12 | CT_HPD | HPD_ENB | ✅ | CT_HPD pin correctly connected with 2.2kΩ pullup resistor (R171) to enable load switch and HPD by default. | | 13 | 5V_OUT | +HDMI_CRT_VCC | ✅ | 5V_OUT pin correctly connected with 4.7µF decoupling capacitor (C157) and ferrite bead (L7) to HDMI connector power pin. | | 15 | CLK- | HDMI_OUT_CLK_DN | ✅ | CLK+/- pins correctly connected to HDMI connector through common mode choke (L14). AC coupling capacitors and termination resistors provide signal conditioning. | | 16 | CLK+ | HDMI_OUT_CLK_DP | ✅ | CLK+/- pins correctly connected to HDMI connector through common mode choke (L14). AC coupling capacitors and termination resistors provide signal conditioning. | | 17 | D0- | HDMI_OUT_TX0_DN | ✅ | D0+/- pins correctly connected to HDMI connector through common mode choke (L15). AC coupling capacitors and termination resistors provide signal conditioning. | | 18 | D0+ | HDMI_OUT_TX0_DP | ✅ | D0+/- pins correctly connected to HDMI connector through common mode choke (L15). AC coupling capacitors and termination resistors provide signal conditioning. | | 20 | D1- | HDMI_OUT_TX1_DN | ✅ | D1+/- pins correctly connected to HDMI connector through common mode choke (L16). AC coupling capacitors and termination resistors provide signal conditioning. | | 21 | D1+ | HDMI_OUT_TX1_DP | ✅ | D1+/- pins correctly connected to HDMI connector through common mode choke (L16). AC coupling capacitors and termination resistors provide signal conditioning. | | 22 | D2- | HDMI_OUT_TX2_DN | ✅ | D2+/- pins correctly connected to HDMI connector through common mode choke (L17). AC coupling capacitors and termination resistors provide signal conditioning. | | 23 | D2+ | HDMI_OUT_TX2_DP | ✅ | D2+/- pins correctly connected to HDMI connector through common mode choke (L17). AC coupling capacitors and termination resistors provide signal conditioning. | | 24 | VCCA | +V1P8S | ✅ | VCCA pin correctly connected to +V1P8S (1.8V) supply with 0.1µF decoupling capacitor (C17). | </details> <details> <summary><b>P1</b> - 158-0004513 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/158-0004513) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | HPLG | C_HDMI_HPD | ✅ | HPLG (Hot Plug Detect) is correctly connected to C_HDMI_HPD, which routes through U2 (TPD12S016PW) level shifter to the system HDMI_HPD signal. | | 2 | NC | | ✅ | NC (No Connect) pin has no connection, which is correct for this utility pin that is often unused in HDMI Type D implementations. | | 3 | DAT2+ | HDMI_OUT_TX2_DP | ✅ | DAT2+ is correctly connected to HDMI_OUT_TX2_DP, routed through common mode choke L17 and AC coupling capacitor C406 for proper HDMI differential signaling. | | 4 | DAT2_S | GND | ✅ | DAT2_S (Data2 Shield) is correctly connected to GND for proper shielding of the TMDS Data2 differential pair. | | 5 | DAT2- | HDMI_OUT_TX2_DN | ✅ | DAT2- is correctly connected to HDMI_OUT_TX2_DN, routed through common mode choke L17 and AC coupling capacitor C407 for proper HDMI differential signaling. | | 6 | DAT1+ | HDMI_OUT_TX1_DP | ✅ | DAT1+ is correctly connected to HDMI_OUT_TX1_DP, routed through common mode choke L16 and AC coupling capacitor C404 for proper HDMI differential signaling. | | 7 | DAT1_S | GND | ✅ | DAT1_S (Data1 Shield) is correctly connected to GND for proper shielding of the TMDS Data1 differential pair. | | 8 | DAT1- | HDMI_OUT_TX1_DN | ✅ | DAT1- is correctly connected to HDMI_OUT_TX1_DN, routed through common mode choke L16 and AC coupling capacitor C405 for proper HDMI differential signaling. | | 9 | DAT0+ | HDMI_OUT_TX0_DP | ✅ | DAT0+ is correctly connected to HDMI_OUT_TX0_DP, routed through common mode choke L15 and AC coupling capacitor C402 for proper HDMI differential signaling. | | 10 | DAT0_S | GND | ✅ | DAT0_S (Data0 Shield) is correctly connected to GND for proper shielding of the TMDS Data0 differential pair. | | 11 | DAT0- | HDMI_OUT_TX0_DN | ✅ | DAT0- is correctly connected to HDMI_OUT_TX0_DN, routed through common mode choke L15 and AC coupling capacitor C403 for proper HDMI differential signaling. | | 12 | CLK+ | HDMI_OUT_CLK_DP | ✅ | CLK+ is correctly connected to HDMI_OUT_CLK_DP, routed through common mode choke L14 and AC coupling capacitor C400 for proper HDMI clock signaling. | | 13 | CLK_S | GND | ✅ | CLK_S (Clock Shield) is correctly connected to GND for proper shielding of the TMDS Clock differential pair. | | 14 | CLK- | HDMI_OUT_CLK_DN | ✅ | CLK- is correctly connected to HDMI_OUT_CLK_DN, routed through common mode choke L14 and AC coupling capacitor C401 for proper HDMI clock signaling. | | 15 | CEC | C_HDMI_CEC | ✅ | CEC is correctly connected to C_HDMI_CEC, which routes through U2 (TPD12S016PW) level shifter to the system HDMI_CEC signal. | | 16 | DDC/CEC_GND | GND | ✅ | DDC/CEC_GND is correctly connected to GND, providing the ground reference for DDC and CEC signals. | | 17 | SCL | C_HDMI_SCL | ✅ | SCL is correctly connected to C_HDMI_SCL, which routes through U2 (TPD12S016PW) level shifter to the system HDMI_DDCCLK signal. | | 18 | SDA | C_HDMI_SDA | ✅ | SDA is correctly connected to C_HDMI_SDA, which routes through U2 (TPD12S016PW) level shifter to the system HDMI_DDCDAT signal. | | 19 | +5V | D5_0V_HDMI | ✅ | +5V is correctly connected to D5_0V_HDMI, which is supplied through ferrite bead L7 from +HDMI_CRT_VCC (U2 pin 13 5V_OUT). | | 20 | MTG1 | GND_EARTH | ✅ | MTG1-MTG4 (mounting/shield pins) are correctly connected to GND_EARTH for proper EMI shielding and chassis grounding. | | 21 | MTG2 | GND_EARTH | ✅ | MTG1-MTG4 (mounting/shield pins) are correctly connected to GND_EARTH for proper EMI shielding and chassis grounding. | | 22 | MTG3 | GND_EARTH | ✅ | MTG1-MTG4 (mounting/shield pins) are correctly connected to GND_EARTH for proper EMI shielding and chassis grounding. | | 23 | MTG4 | GND_EARTH | ✅ | MTG1-MTG4 (mounting/shield pins) are correctly connected to GND_EARTH for proper EMI shielding and chassis grounding. | </details> <details> <summary><b>L15</b> - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | HDMI_TX0_C_DN | ✅ | Input for negative data channel 0 signal (HDMI_TX0_C_DN), receives AC-coupled signal through C403 and has 619 ohm termination to HDMI_TERM through R805. | | 3 | IN2 | HDMI_TX0_C_DP | ✅ | Input for positive data channel 0 signal (HDMI_TX0_C_DP), receives AC-coupled signal through C402 and has 619 ohm termination to HDMI_TERM through R806. | | 4 | OUT2 | HDMI_OUT_TX0_DP | ✅ | Output for positive data channel 0 signal (HDMI_OUT_TX0_DP), connects to U2 pin 18 (D0+) and P1 pin 9 (DAT0+). | | 6 | OUT1 | HDMI_OUT_TX0_DN | ✅ | Output for negative data channel 0 signal (HDMI_OUT_TX0_DN), connects to U2 pin 17 (D0-) and P1 pin 11 (DAT0-). | </details> <details> <summary><b>L14</b> - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | HDMI_CLK_C_DN | ✅ | Input for negative clock signal (HDMI_CLK_C_DN), receives AC-coupled clock signal through C401 and has 619 ohm termination to HDMI_TERM through R808. | | 3 | IN2 | HDMI_CLK_C_DP | ✅ | Input for positive clock signal (HDMI_CLK_C_DP), receives AC-coupled clock signal through C400 and has 619 ohm termination to HDMI_TERM through R807. | | 4 | OUT2 | HDMI_OUT_CLK_DP | ✅ | Output for positive clock signal (HDMI_OUT_CLK_DP), connects to U2 pin 16 (CLK+) and P1 pin 12 (CLK+). | | 6 | OUT1 | HDMI_OUT_CLK_DN | ✅ | Output for negative clock signal (HDMI_OUT_CLK_DN), connects to U2 pin 15 (CLK-) and P1 pin 14 (CLK-). | </details> <details> <summary><b>L17</b> - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | HDMI_TX2_C_DN | ✅ | Input for negative data channel 2 signal (HDMI_TX2_C_DN), receives AC-coupled signal through C407 and has 619 ohm termination to HDMI_TERM through R801. | | 3 | IN2 | HDMI_TX2_C_DP | ✅ | Input for positive data channel 2 signal (HDMI_TX2_C_DP), receives AC-coupled signal through C406 and has 619 ohm termination to HDMI_TERM through R802. | | 4 | OUT2 | HDMI_OUT_TX2_DP | ✅ | Output for positive data channel 2 signal (HDMI_OUT_TX2_DP), connects to U2 pin 23 (D2+) and P1 pin 3 (DAT2+). | | 6 | OUT1 | HDMI_OUT_TX2_DN | ✅ | Output for negative data channel 2 signal (HDMI_OUT_TX2_DN), connects to U2 pin 22 (D2-) and P1 pin 5 (DAT2-). | </details> <details> <summary><b>L16</b> - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | HDMI_TX1_C_DN | ✅ | Input for negative data channel 1 signal (HDMI_TX1_C_DN), receives AC-coupled signal through C405 and has 619 ohm termination to HDMI_TERM through R803. | | 3 | IN2 | HDMI_TX1_C_DP | ✅ | Input for positive data channel 1 signal (HDMI_TX1_C_DP), receives AC-coupled signal through C404 and has 619 ohm termination to HDMI_TERM through R804. | | 4 | OUT2 | HDMI_OUT_TX1_DP | ✅ | Output for positive data channel 1 signal (HDMI_OUT_TX1_DP), connects to U2 pin 21 (D1+) and P1 pin 6 (DAT1+). | | 6 | OUT1 | HDMI_OUT_TX1_DN | ✅ | Output for negative data channel 1 signal (HDMI_OUT_TX1_DN), connects to U2 pin 20 (D1-) and P1 pin 8 (DAT1-). | </details> <details> <summary><b>C400</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_CLK_DP | ✅ | Connected to HDMI_CLK_DP, the positive clock signal from the HDMI source. This pin serves as the input side of the AC coupling capacitor. | | 2 | 2 | HDMI_CLK_C_DP | ✅ | Connected to HDMI_CLK_C_DP, which feeds into the common mode choke L14 and termination resistor R807. This pin serves as the output side of the AC coupling capacitor. | </details> <details> <summary><b>C401</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_CLK_DN | ✅ | Connected to HDMI_CLK_DN, the negative clock signal from the HDMI source. This pin serves as the input side of the AC coupling capacitor. | | 2 | 2 | HDMI_CLK_C_DN | ✅ | Connected to HDMI_CLK_C_DN, which feeds into the common mode choke L14 and termination resistor R808. This pin serves as the output side of the AC coupling capacitor. | </details> <details> <summary><b>C402</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX0_DP | ✅ | Connected to HDMI_TX0_DP, the positive data signal for HDMI channel 0 from the source. This pin serves as the input side of the AC coupling capacitor. | | 2 | 2 | HDMI_TX0_C_DP | ✅ | Connected to HDMI_TX0_C_DP, which feeds into the common mode choke L15 and termination resistor R806. This pin serves as the output side of the AC coupling capacitor. | </details> <details> <summary><b>C403</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX0_DN | ✅ | Connected to HDMI_TX0_DN, the negative data signal for HDMI channel 0 from the source. This pin serves as the input side of the AC coupling capacitor. | | 2 | 2 | HDMI_TX0_C_DN | ✅ | Connected to HDMI_TX0_C_DN, which feeds into the common mode choke L15 and termination resistor R805. This pin serves as the output side of the AC coupling capacitor. | </details> <details> <summary><b>C404</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX1_DP | ✅ | Connected to HDMI_TX1_DP, the positive data signal for HDMI channel 1 from the source. This pin serves as the input side of the AC coupling capacitor. | | 2 | 2 | HDMI_TX1_C_DP | ✅ | Connected to HDMI_TX1_C_DP, which feeds into the common mode choke L16 and termination resistor R804. This pin serves as the output side of the AC coupling capacitor. | </details> <details> <summary><b>C405</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX1_DN | ✅ | Connected to HDMI_TX1_DN, the negative data signal for HDMI channel 1 from the source. This pin serves as the input side of the AC coupling capacitor. | | 2 | 2 | HDMI_TX1_C_DN | ✅ | Connected to HDMI_TX1_C_DN, which feeds into the common mode choke L16 and termination resistor R803. This pin serves as the output side of the AC coupling capacitor. | </details> <details> <summary><b>C406</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX2_DP | ✅ | Connected to HDMI_TX2_DP, the positive data signal for HDMI channel 2 from the source. This pin serves as the input side of the AC coupling capacitor. | | 2 | 2 | HDMI_TX2_C_DP | ✅ | Connected to HDMI_TX2_C_DP, which feeds into the common mode choke L17 and termination resistor R802. This pin serves as the output side of the AC coupling capacitor. | </details> <details> <summary><b>C407</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX2_DN | ✅ | Connected to HDMI_TX2_DN, the negative data signal for HDMI channel 2 from the source. This pin serves as the input side of the AC coupling capacitor. | | 2 | 2 | HDMI_TX2_C_DN | ✅ | Connected to HDMI_TX2_C_DN, which feeds into the common mode choke L17 and termination resistor R801. This pin serves as the output side of the AC coupling capacitor. | </details> <details> <summary><b>Q101</b> - 2N7002K ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2N7002K) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | HDMI_TERM | ✅ | Drain is connected to HDMI_TERM net, which provides DC bias for HDMI differential pair inputs through 619 ohm resistors. | | G | GATE | $15N747 | ✅ | Gate is connected to +VCC3 through a 0 ohm resistor (R809), providing always-on control when VCC3 is present. | | S | SOURCE | GND | ✅ | Source is correctly connected to ground, completing the low-side switch configuration. | </details> <details> <summary><b>L7</b> - BLM18KG221SN1D ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://pim.murata.com/asset/pim4/ferriteBeadInductortypefilter/ENFA0003_PDF_FERRITEBEADINDUCTORTYPEFILTER?lastModifiedDatetime=20250707190934) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BLM18KG221SN1D) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | P1 | +HDMI_CRT_VCC | ✅ | Input terminal of ferrite bead connected to +HDMI_CRT_VCC from U2 pin 13 (5V_OUT). Provides EMI filtering for HDMI connector power supply. | | 2 | P2 | D5_0V_HDMI | ✅ | Output terminal of ferrite bead connected to D5_0V_HDMI which supplies the HDMI connector P1 pin 19 (+5V). Provides filtered power to HDMI connector. | </details> <details> <summary><b>C16</b> - 123-0004415 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | C16 is a 150pF 1KV capacitor connected between GND (pin 1) and GND_EARTH (pin 2) for EMI/ESD protection. The component is marked DNI (Do Not Install) and is therefore not electrically present in the circuit. | | 2 | 2 | GND_EARTH | ✅ | C16 is a 150pF 1KV capacitor connected between GND (pin 1) and GND_EARTH (pin 2) for EMI/ESD protection. The component is marked DNI (Do Not Install) and is therefore not electrically present in the circuit. | </details> <details> <summary><b>C161</b> - 2267-0004 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | C161 is a 1000pF 3KV capacitor correctly connected between GND (pin 1) and GND_EARTH (pin 2), providing high-frequency coupling and ESD protection between circuit ground and chassis ground for the HDMI interface. | | 2 | 2 | GND_EARTH | ✅ | C161 is a 1000pF 3KV capacitor correctly connected between GND (pin 1) and GND_EARTH (pin 2), providing high-frequency coupling and ESD protection between circuit ground and chassis ground for the HDMI interface. | </details> <details> <summary><b>FB13</b> - 3044-0012 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3044-0012) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Input side of ferrite bead connected to +5VSB power rail for filtering. | | 2 | 2 | +USBVCC | ✅ | Output side of ferrite bead connected to +USBVCC, providing filtered power for USB circuitry. | </details> <details> <summary><b>U32</b> - AP2172MPG ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.diodes.com/assets/Datasheets/AP2162_72.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/AP2172MPG) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | GND | GND | ✅ | Ground pin correctly connected to GND net. | | 2 | IN | +USBVCC | ✅ | Input power pin correctly connected to +USBVCC with appropriate bypass capacitors. | | 3 | EN1 | USB_HOST_EN0 | ✅ | Enable input for Switch 1 correctly connected through level translator U4 to SOC control signal. | | 4 | EN2 | USB_HOST_EN1 | ✅ | Enable input for Switch 2 correctly connected through level translator U4 to SOC control signal. | | 5 | OC2# | SOC_USB_HOST_OC1 | ✅ | Overcurrent flag output for Switch 2 connected to SOC input. Pull-up resistor likely internal to SOC. | | 6 | OUTB | USBP2 | ✅ | Output for Switch 2 correctly connected through ferrite bead L2 to VBUS2. | | 7 | OUTA | USBP1 | ✅ | Output for Switch 1 correctly connected through ferrite bead L1 to VBUS1. | | 8 | OC1# | SOC_USB_HOST_OC0 | ✅ | Overcurrent flag output for Switch 1 connected to SOC input. Pull-up resistor likely internal to SOC. | | 9 | GND_PAD | GND | ✅ | Exposed pad correctly connected to GND for thermal management. | </details> <details> <summary><b>U4</b> - NTS0102GT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0102GT) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | B2 | USB_HOST_EN0 | ✅ | B2 pin translates the A2 signal to VCCB voltage level and drives USB_HOST_EN0, which enables output A of the USB power switch U32. | | 2 | GND | GND | ✅ | GND pin is correctly connected to the ground net. | | 3 | VCCA | +V1P8A | ✅ | VCCA pin is correctly connected to +V1P8A, providing the A-side supply voltage of 1.8V for SOC-level signals. | | 4 | A2 | SOC_USB_HOST_EN0 | ✅ | A2 pin receives SOC_USB_HOST_EN0 signal at 1.8V logic level for translation to B-side voltage. | | 5 | A1 | SOC_USB_HOST_EN1 | ✅ | A1 pin receives SOC_USB_HOST_EN1 signal at 1.8V logic level for translation to B-side voltage. | | 6 | OE | USB_HOST_BUFF_ENB | ✅ | OE pin is pulled high to +V1P8A through R116 (10K), enabling the level translator by default. | | 7 | VCCB | +USBVCC | ✅ | VCCB pin is connected to +USBVCC (approximately 5V). This may exceed the part's voltage rating if the device is only rated for 1.2-3.6V on both supplies, but many level translators support asymmetric voltage ranges. | | 8 | B1 | USB_HOST_EN1 | ✅ | B1 pin translates the A1 signal to VCCB voltage level and drives USB_HOST_EN1, which enables output B of the USB power switch U32. | </details> <details> <summary><b>R116</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USB_HOST_BUFF_ENB | ✅ | Pin 1 connects to USB_HOST_BUFF_ENB, which is the output enable signal for level translator U4. | | 2 | 2 | +V1P8A | ✅ | Pin 2 connects to +V1P8A, providing the pull-up voltage for the output enable signal. | </details> <details> <summary><b>C192</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USB3_TXP0 | ✅ | Connected to USB3_TXP0 from the SOC for AC coupling of the USB3 TX positive signal. | | 2 | 2 | USB3_TX0P-R | ✅ | Connected to USB3_TX0P-R going to CHOKE2 for AC coupling of the USB3 TX positive signal. | </details> <details> <summary><b>U29</b> - TPD4USB30 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/TPD4USB30) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | D1+ | USB3_TX0P_C | ✅ | D1+ (pin 1) and NC1 (pin 10) are both connected to USB3_TX0P_C, the positive USB3 TX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance. | | 10 | NC1 | USB3_TX0P_C | ✅ | D1+ (pin 1) and NC1 (pin 10) are both connected to USB3_TX0P_C, the positive USB3 TX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance. | | 2 | D1- | USB3_TX0N_C | ✅ | D1- (pin 2) and NC2 (pin 9) are both connected to USB3_TX0N_C, the negative USB3 TX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance. | | 9 | NC2 | USB3_TX0N_C | ✅ | D1- (pin 2) and NC2 (pin 9) are both connected to USB3_TX0N_C, the negative USB3 TX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance. | | 3 | GND1 | GND | ✅ | GND1 is correctly connected to the ground net for ESD protection reference. | | 4 | D2+ | USB3_RX0P_C | ✅ | D2+ (pin 4) and NC3 (pin 7) are both connected to USB3_RX0P_C, the positive USB3 RX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance. | | 7 | NC3 | USB3_RX0P_C | ✅ | D2+ (pin 4) and NC3 (pin 7) are both connected to USB3_RX0P_C, the positive USB3 RX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance. | | 5 | D2- | USB3_RX0N_C | ✅ | D2- (pin 5) and NC4 (pin 6) are both connected to USB3_RX0N_C, the negative USB3 RX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance. | | 6 | NC4 | USB3_RX0N_C | ✅ | D2- (pin 5) and NC4 (pin 6) are both connected to USB3_RX0N_C, the negative USB3 RX signal. Multiple pins for the same signal are typical in ESD protection devices to reduce inductance. | | 8 | GND2 | GND | ✅ | GND2 is correctly connected to the ground net for ESD protection reference. | </details> <details> <summary><b>CHOKE2</b> - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | USB3_TX0P-R | ✅ | IN1 is connected to the positive USB3 TX signal (USB3_TX0P-R) after AC coupling through C192. This is the input for the positive leg of the differential pair. | | 3 | IN2 | USB3_TX0N-R | ✅ | IN2 is connected to the negative USB3 TX signal (USB3_TX0N-R) after AC coupling through C191. This is the input for the negative leg of the differential pair. | | 4 | OUT2 | USB3_TX0N_C | ✅ | OUT2 is connected to the negative USB3 TX signal (USB3_TX0N_C) going to ESD protection U29. This correctly pairs with IN2. | | 6 | OUT1 | USB3_TX0P_C | ✅ | OUT1 is connected to the positive USB3 TX signal (USB3_TX0P_C) going to ESD protection U29. This correctly pairs with IN1. | </details> <details> <summary><b>C191</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USB3_TXN0 | ✅ | Connected to USB3_TXN0 from the SOC for AC coupling of the USB3 TX negative signal. | | 2 | 2 | USB3_TX0N-R | ✅ | Connected to USB3_TX0N-R going to CHOKE2 for AC coupling of the USB3 TX negative signal. | </details> <details> <summary><b>CHOKE1</b> - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | USB3_RX0N_C | ✅ | IN1 is connected to the negative USB3 RX signal (USB3_RX0N_C) from ESD protection U29. This is the input for the negative leg of the differential pair. | | 3 | IN2 | USB3_RX0P_C | ✅ | IN2 is connected to the positive USB3 RX signal (USB3_RX0P_C) from ESD protection U29. This is the input for the positive leg of the differential pair. | | 4 | OUT2 | USB3_RXP0 | ✅ | OUT2 is connected to the positive USB3 RX signal (USB3_RXP0) going to the SOC. This correctly pairs with IN2. | | 6 | OUT1 | USB3_RXN0 | ✅ | OUT1 is connected to the negative USB3 RX signal (USB3_RXN0) going to the SOC. This correctly pairs with IN1. | </details> <details> <summary><b>CHOKE4</b> - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | USB_DN0 | ✅ | IN1 is connected to USB_DN0, which is the USB D- signal from the SOC. This is the input side of the common mode choke for the negative differential signal. | | 3 | IN2 | USB_DP0 | ✅ | IN2 is connected to USB_DP0, which is the USB D+ signal from the SOC. This is the input side of the common mode choke for the positive differential signal. | | 4 | OUT2 | USB_H0 | ✅ | OUT2 is connected to USB_H0, which routes to the ESD protection device (U9 pin 1) and USB connector (USB1 pin 3). This is the filtered D+ output. | | 6 | OUT1 | USB_L0 | ✅ | OUT1 is connected to USB_L0, which routes to the ESD protection device (U9 pin 2) and USB connector (USB1 pin 2). This is the filtered D- output. | </details> <details> <summary><b>U9</b> - TPD4S012 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%253A%252F%252Fwww.ti.com%252Flit%252Fgpn%252Ftpd4s012) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/TPD4S012) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | D+ | USB_H0 | ✅ | D+ pin is connected to USB_H0, providing ESD protection for the USB D+ data line between the common mode choke and the USB connector. | | 2 | D- | USB_L0 | ✅ | D- pin is connected to USB_L0, providing ESD protection for the USB D- data line between the common mode choke and the USB connector. | | 3 | ID | | ✅ | ID pin is left floating (not connected). This is acceptable per the datasheet for applications where the ID pin is not used. | | 4 | GND | GND | ✅ | GND pin is correctly connected to the ground net, providing the reference for ESD protection. | | 5 | NC | | ✅ | NC pin is not connected, which is correct as this pin is not internally connected per the datasheet. | | 6 | VBUS | VBUS1 | ✅ | VBUS pin is connected to VBUS1, providing ESD protection for the USB power line. VBUS1 is supplied through ferrite bead L1 from the power switch and connects to the USB connector. | </details> <details> <summary><b>U8</b> - TPD4S012 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%253A%252F%252Fwww.ti.com%252Flit%252Fgpn%252Ftpd4s012) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/TPD4S012) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | D+ | USB_H1 | ✅ | D+ pin provides ESD protection for the USB D+ data line (USB_H1) for port 1. | | 2 | D- | USB_L1 | ✅ | D- pin provides ESD protection for the USB D- data line (USB_L1) for port 1. | | 3 | ID | | ✅ | ID pin is correctly left floating as it is not needed for this USB host port application. | | 4 | GND | GND | ✅ | GND pin is correctly connected to the ground plane. | | 5 | NC | | ✅ | NC pin is correctly left unconnected as specified in the datasheet. | | 6 | VBUS | VBUS2 | ✅ | VBUS pin provides ESD protection for the USB power line (VBUS2) for port 1. | </details> <details> <summary><b>CHOKE3</b> - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | USB_DN1 | ✅ | IN1 pin receives USB_DN1 signal, which is the negative differential USB data signal for port 1. | | 3 | IN2 | USB_DP1 | ✅ | IN2 pin receives USB_DP1 signal, which is the positive differential USB data signal for port 1. | | 4 | OUT2 | USB_H1 | ✅ | OUT2 pin outputs the filtered USB_H1 signal (D+) to the ESD protection device U8 and USB connector. | | 6 | OUT1 | USB_L1 | ✅ | OUT1 pin outputs the filtered USB_L1 signal (D-) to the ESD protection device U8 and USB connector. | </details> <details> <summary><b>C103</b> - 123-0001176 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground connection for bulk decoupling capacitor on VBUS2 rail. Correctly connected to GND. | | 2 | 2 | VBUS2 | ✅ | Connected to VBUS2, the USB port B power rail. Provides bulk capacitance for USB power output from the AP2172MPG power switch through ferrite bead L2. | </details> <details> <summary><b>USB1</b> - 258-0004503 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0004503) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VBUSA | VBUS1 | ✅ | VBUSA provides power to USB port A. Connected to VBUS1 with proper power switching, filtering, and ESD protection. | | 2 | DA- | USB_L0 | ✅ | DA- is the USB 2.0 D- signal for port A. Connected to USB_L0 with common mode filtering and ESD protection. | | 3 | DA+ | USB_H0 | ✅ | DA+ is the USB 2.0 D+ signal for port A. Connected to USB_H0 with common mode filtering and ESD protection. | | 4 | GNDA | GND | ✅ | GNDA is the ground connection for USB port A, correctly connected to system ground. | | 5 | SSRX- | USB3_RX0N_C | ✅ | SSRX- is the USB 3.0 SuperSpeed receive negative signal. Connected to USB3_RX0N_C with common mode filtering and ESD protection. | | 6 | SSRX+ | USB3_RX0P_C | ✅ | SSRX+ is the USB 3.0 SuperSpeed receive positive signal. Connected to USB3_RX0P_C with common mode filtering and ESD protection. | | 7 | GND_DRAIN | GND | ✅ | GND_DRAIN is a ground drain connection, correctly connected to system ground. | | 8 | SSTX- | USB3_TX0N_C | ✅ | SSTX- is the USB 3.0 SuperSpeed transmit negative signal. Connected to USB3_TX0N_C with AC coupling, common mode filtering, and ESD protection. | | 9 | SSTX+ | USB3_TX0P_C | ✅ | SSTX+ is the USB 3.0 SuperSpeed transmit positive signal. Connected to USB3_TX0P_C with AC coupling, common mode filtering, and ESD protection. | | 10 | VBUSB | VBUS2 | ✅ | VBUSB provides power to USB port B. Connected to VBUS2 with proper power switching, filtering, and ESD protection. | | 11 | DB- | USB_L1 | ✅ | DB- is the USB 2.0 D- signal for port B. Connected to USB_L1 with common mode filtering and ESD protection. | | 12 | DB+ | USB_H1 | ✅ | DB+ is the USB 2.0 D+ signal for port B. Connected to USB_H1 with common mode filtering and ESD protection. | | 13 | GNDB | GND | ✅ | GNDB is the ground connection for USB port B, correctly connected to system ground. | | MH1 | SHIELD1 | GND_EARTH | ✅ | Shield pins are connected to GND_EARTH for EMI/ESD protection. An optional high-voltage capacitor C211 (DNI) provides isolation from main ground. | | MH2 | SHIELD2 | GND_EARTH | ✅ | Shield pins are connected to GND_EARTH for EMI/ESD protection. An optional high-voltage capacitor C211 (DNI) provides isolation from main ground. | | MH3 | SHIELD3 | GND_EARTH | ✅ | Shield pins are connected to GND_EARTH for EMI/ESD protection. An optional high-voltage capacitor C211 (DNI) provides isolation from main ground. | | MH4 | SHIELD4 | GND_EARTH | ✅ | Shield pins are connected to GND_EARTH for EMI/ESD protection. An optional high-voltage capacitor C211 (DNI) provides isolation from main ground. | </details> <details> <summary><b>J10</b> - 158-0004534 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/158-0004534) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 2 | 2 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 13 | 13 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 14 | 14 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 25 | 25 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 26 | 26 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 37 | 37 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 38 | 38 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 49 | 49 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 50 | 50 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 59 | 59 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 60 | 60 | GND | ✅ | Ground pins distributed throughout the connector for signal integrity and return path. | | 3 | 3 | mSATA_TX_P | ✅ | mSATA transmit differential pair signals. | | 5 | 5 | mSATA_TX_N | ✅ | mSATA transmit differential pair signals. | | 4 | 4 | mSATA_RX_P | ✅ | mSATA receive differential pair signals. | | 6 | 6 | mSATA_RX_N | ✅ | mSATA receive differential pair signals. | | 7 | 7 | +5VSB | ✅ | Power supply pins providing +5VSB (5V standby power). | | 8 | 8 | +5VSB | ✅ | Power supply pins providing +5VSB (5V standby power). | | 19 | 19 | +5VSB | ✅ | Power supply pins providing +5VSB (5V standby power). | | 20 | 20 | +5VSB | ✅ | Power supply pins providing +5VSB (5V standby power). | | 31 | 31 | +5VSB | ✅ | Power supply pins providing +5VSB (5V standby power). | | 32 | 32 | +5VSB | ✅ | Power supply pins providing +5VSB (5V standby power). | | 43 | 43 | +5VSB | ✅ | Power supply pins providing +5VSB (5V standby power). | | 44 | 44 | +5VSB | ✅ | Power supply pins providing +5VSB (5V standby power). | | 9 | 9 | mPCIE_REFCLK_P | ✅ | mPCIE reference clock differential pair signals with test points. | | 11 | 11 | mPCIE_REFCLK_N | ✅ | mPCIE reference clock differential pair signals with test points. | | 10 | 10 | USB_HOST_DP | ✅ | USB host differential pair signals. | | 12 | 12 | USB_HOST_DN | ✅ | USB host differential pair signals. | | 15 | 15 | mPCIE_TX_P | ✅ | mPCIE transmit differential pair signals with test points. | | 17 | 17 | mPCIE_TX_N | ✅ | mPCIE transmit differential pair signals with test points. | | 16 | 16 | mPCIE_RX_N | ✅ | mPCIE receive differential pair signals with intentional polarity inversion for routing ease. | | 18 | 18 | mPCIE_RX_P | ✅ | mPCIE receive differential pair signals with intentional polarity inversion for routing ease. | | 21 | 21 | I2C6_SCL | ✅ | I2C bus signals with 10K pull-up resistors to +V1P8S. | | 23 | 23 | I2C6_SDA | ✅ | I2C bus signals with 10K pull-up resistors to +V1P8S. | | 22 | 22 | mPCIE_WAKEB | ✅ | mPCIE wake signal (active low). | | 24 | 24 | mPCIe_CLKREQ3_B | ✅ | mPCIE clock request signal (active low). | | 27 | 27 | EXP_GPIO1 | ✅ | Expansion GPIO signals. | | 28 | 28 | EXP_GPIO3 | ✅ | Expansion GPIO signals. | | 29 | 29 | EXP_GPIO2 | ✅ | Expansion GPIO signals. | | 30 | 30 | EXP_GPIO4 | ✅ | Expansion GPIO signals. | | 33 | 33 | XDP_H_OBSDATA_A1 | ✅ | XDP observation data signals for debug interface. | | 34 | 34 | XDP_H_OBSDATA_A0 | ✅ | XDP observation data signals for debug interface. | | 35 | 35 | XDP_H_OBSDATA_A2 | ✅ | XDP observation data signals for debug interface. | | 36 | 36 | XDP_H_OBSDATA_A3 | ✅ | XDP observation data signals for debug interface. | | 39 | 39 | XDP_H_PRDYB | ✅ | XDP probe ready signal (active low). | | 40 | 40 | XDP_H_PREQB_PB | ✅ | XDP probe request signal (active low) with buffer and pull-up. | | 41 | 41 | HOOK0 | ✅ | HOOK0 signal connected to PMC_RSMRST through 1K resistor. | | 42 | 42 | HOOK1 | ✅ | HOOK1 signal connected to FP_PWRBTN through 0-ohm resistor, with DNI pull-down. | | 45 | 45 | HOOK2 | ✅ | HOOK2 signal connected to PMC_CORE_PWROK through 1K resistor. | | 46 | 46 | PMC_RSTBTN | ✅ | PMC reset button signal with filtering capacitor and pull-up resistor. | | 47 | 47 | HOOK6 | ✅ | HOOK6 signal connected to PMC_PLTRST_R_V1P8 through 1K resistor. | | 48 | 48 | ILB_RTC_TESTB | ✅ | ILB RTC test signal (active low) with filtering capacitor and pull-up resistor. | | 51 | 51 | HOOK4 | ✅ | HOOK4 signal connected to +3VSB through 0-ohm resistor. | | 52 | 52 | XDP_H_TRSTB | ✅ | XDP test reset signal (active low) for JTAG interface. | | 53 | 53 | HOOK5 | ✅ | HOOK5 signal connected to +V1P8S through 0-ohm resistor. | | 54 | 54 | XDP_H_TCK | ✅ | XDP test clock signal for JTAG interface. | | 55 | 55 | +V1P8A | ✅ | 1.8V power supply pin. | | 56 | 56 | XDP_H_TMS | ✅ | XDP test mode select signal for JTAG interface. | | 57 | 57 | XDP_H_TDO | ✅ | XDP test data out signal with 51-ohm pull-up resistor. | | 58 | 58 | XDP_H_TDI | ✅ | XDP test data in signal for JTAG interface. | </details> <details> <summary><b>R21</b> - 110-0002078 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002078) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A | ✅ | 51 ohm resistor configured as a pull-up between +V1P8A (pin 1) and XDP_H_TDO (pin 2). While this is an unusually low value for a pull-up resistor, it appears to be intentional for the XDP debug interface. | | 2 | 2 | XDP_H_TDO | ✅ | 51 ohm resistor configured as a pull-up between +V1P8A (pin 1) and XDP_H_TDO (pin 2). While this is an unusually low value for a pull-up resistor, it appears to be intentional for the XDP debug interface. | </details> <details> <summary><b>C5</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing the ground reference for the bypass capacitor. | | 2 | 2 | +V1P8A | ✅ | Connected to +V1P8A, providing bypass capacitance for the power rail and specifically for U1's VCC pin. | </details> <details> <summary><b>U1</b> - SN74AUP1G34 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](http://www.ti.com/lit/gpn/SN74AUP1G34) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/SN74AUP1G34) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | NC | | ✅ | NC (No Connect) pin is correctly left unconnected as specified in the datasheet. | | 2 | A | XDP_H_PREQB_PB | ✅ | Input pin A is correctly connected to XDP_H_PREQB_PB with a 200 ohm pull-up resistor (R3) to +V1P8A for signal conditioning. | | 3 | GND | GND | ✅ | Ground pin is correctly connected to the GND net. | | 4 | Y | XDP_H_PREQB | ✅ | Output pin Y is correctly connected to net XDP_H_PREQB, providing a buffered version of the input signal. | | 5 | VCC | +V1P8A | ✅ | VCC pin is correctly connected to +V1P8A (1.8V) with proper bypass capacitor C5. | </details> <details> <summary><b>R3</b> - 110-0001954 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001954) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | XDP_H_PREQB_PB | ✅ | Connected to XDP_H_PREQB_PB (input to buffer U1), forming part of a pull-up network. | | 2 | 2 | +V1P8A | ✅ | Connected to +V1P8A power rail, completing the pull-up resistor configuration. | </details> <details> <summary><b>R13</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2C6_SCL | ✅ | Connected to I2C6_SCL signal line, providing pull-up functionality for the I2C clock line. | | 2 | 2 | +V1P8S | ✅ | Connected to +V1P8S power rail, providing the pull-up voltage for the I2C clock line. | </details> <details> <summary><b>R14</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2C6_SDA | ✅ | Connected to I2C6_SDA signal line, providing pull-up functionality for the I2C data line. | | 2 | 2 | +V1P8S | ✅ | Connected to +V1P8S power rail, providing the pull-up voltage for the I2C data line. | </details> <details> <summary><b>C1</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_RSTBTN | ✅ | Connected to PMC_RSTBTN signal for filtering and debouncing. Forms an RC filter with R6 to provide noise immunity and button debouncing. | | 2 | 2 | GND | ✅ | Connected to GND, providing the AC ground reference for the filtering capacitor. This is the correct connection for a bypass/filtering capacitor. | </details> <details> <summary><b>R6</b> - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_RSTBTN | ✅ | Connected to PMC_RSTBTN signal, which is the reset button input from connector J10 pin 46. This pin forms one side of the pull-up resistor. | | 2 | 2 | +V1P8S | ✅ | Connected to +V1P8S (1.8V standby rail), providing the pull-up voltage for the PMC_RSTBTN signal. This is the correct voltage rail for this function. | </details> <details> <summary><b>R7</b> - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | ILB_RTC_TESTB | ✅ | Connected to ILB_RTC_TESTB signal, forming the output side of a pull-up resistor network with RC filtering. | | 2 | 2 | +RTCVCC | ✅ | Connected to +RTCVCC power rail, providing the pull-up voltage source for the ILB_RTC_TESTB signal. | </details> <details> <summary><b>C2</b> - 123-0001066 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001066) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing the ground reference for the RC filter network on ILB_RTC_TESTB. | | 2 | 2 | ILB_RTC_TESTB | ✅ | Connected to ILB_RTC_TESTB signal, forming an RC filter with R7 for signal conditioning and timing. | </details> <details> <summary><b>R20</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | Connected to +V1P8S power rail. This pin serves as the input side of a 0 ohm jumper resistor. | | 2 | 2 | HOOK5 | ✅ | Connected to HOOK5 which routes to expansion connector J10 pin 53. This pin serves as the output side of the 0 ohm jumper. | </details> <details> <summary><b>R17</b> - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_PLTRST_R_V1P8 | ✅ | Connected to PMC_PLTRST_R_V1P8 signal. This pin serves as the input side of a series resistor providing signal conditioning. | | 2 | 2 | HOOK6 | ✅ | Connected to HOOK6 which routes to expansion connector J10 pin 47. This pin serves as the output side of the series resistor. | </details> <details> <summary><b>R5</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HOOK1 | ✅ | Connected to HOOK1 which routes to expansion connector J10 pin 42. This pin serves as one side of a 0 ohm jumper resistor. | | 2 | 2 | FP_PWRBTN | ✅ | Connected to FP_PWRBTN signal. This pin serves as the other side of the 0 ohm jumper, routing the front panel power button signal. | </details> <details> <summary><b>R16</b> - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_CORE_PWROK | ✅ | Connected to PMC_CORE_PWROK signal. This pin serves as the input side of a series resistor providing signal conditioning. | | 2 | 2 | HOOK2 | ✅ | Connected to HOOK2 which routes to expansion connector J10 pin 45. This pin serves as the output side of the series resistor. | </details> <details> <summary><b>R15</b> - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_RSMRST | ✅ | Connected to PMC_RSMRST signal. This pin serves as the input side of a series resistor providing signal conditioning. | | 2 | 2 | HOOK0 | ✅ | Connected to HOOK0 which routes to expansion connector J10 pin 41. This pin serves as the output side of the series resistor. | </details> <details> <summary><b>R18</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB | ✅ | Connected to +3VSB power rail. This pin serves as the input side of a 0 ohm jumper resistor. | | 2 | 2 | HOOK4 | ✅ | Connected to HOOK4 which routes to expansion connector J10 pin 51. This pin serves as the output side of the 0 ohm jumper. | </details> <details> <summary><b>U42</b> - WGI210AT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4300-0071) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | LAN_PWR_GOOD | $18N3538 | ✅ | LAN_PWR_GOOD output is pulled high through R828 (10K) to +3VSB_LAN, indicating power good status. | | 2 | NC_SI_CLK_IN | $18N3372 | ✅ | NC_SI_CLK_IN is terminated to ground through R837 (1K), appropriate for an unused serial interface clock input. | | 3 | NC_SI_CRS_DV | $18N3374 | ✅ | NC_SI_CRS_DV is terminated to ground through R838 (1K), appropriate for an unused serial interface signal. | | 4 | JTAG_TDO | | ✅ | JTAG_TDO is left unconnected, which is acceptable if JTAG debugging is not used. | | 5 | NC_SI_RXD1 | $18N3305 | ✅ | NC_SI_RXD1 is pulled high through R826 (10K) to +3VSB_LAN, appropriate for an unused serial interface input. | | 6 | NC_SI_RXD0 | $18N3303 | ✅ | NC_SI_RXD0 is pulled high through R825 (10K) to +3VSB_LAN, appropriate for an unused serial interface input. | | 7 | NC_SI_TX_EN | $18N3376 | ✅ | NC_SI_TX_EN is terminated to ground through R839 (1K), appropriate for an unused serial interface signal. | | 8 | NC_SI_TXD1 | $18N3301 | ✅ | NC_SI_TXD1 is pulled high through R824 (10K) to +3VSB_LAN, appropriate for an unused serial interface signal. | | 9 | NC_SI_TXD0 | $18N3299 | ✅ | NC_SI_TXD0 is pulled high through R823 (10K) to +3VSB_LAN, appropriate for an unused serial interface signal. | | 10 | VDD3P3_10 | +3VSB_LAN | ✅ | VDD3P3_10 is correctly connected to +3VSB_LAN power rail with appropriate decoupling capacitors. | | 11 | VDD0P9_11 | +0V9_LAN | ✅ | VDD0P9_11 is correctly connected to +0V9_LAN power rail with appropriate decoupling capacitors. | | 12 | NVM_SI | $18N2399 | ✅ | NVM_SI (SPI MOSI) is correctly connected to flash memory U43 pin 5 through series resistor R832 (33.2Ω). | | 13 | NVM_SK | $18N2397 | ✅ | NVM_SK (SPI clock) is correctly connected to flash memory U43 pin 6 through series resistor R834 (33.2Ω). | | 14 | NVM_SO | $18N3554 | ✅ | NVM_SO (SPI MISO) is correctly connected to flash memory U43 pin 2 through series resistor R833 (33.2Ω). | | 15 | NVM_CS_N | $18N2395 | ✅ | NVM_CS_N (SPI chip select) is correctly connected to flash memory U43 pin 1 through series resistor R835 (33.2Ω). | | 16 | PE_WAKE_N | PMC_PCIE_WAKE | ✅ | PE_WAKE_N is connected to PMC_PCIE_WAKE signal for PCIe wake functionality. | | 17 | PE_RST_N | PMC_PLTRST_L | ✅ | PE_RST_N is connected to PMC_PLTRST_L signal for PCIe reset functionality. | | 18 | JTAG_TMS | $18N3293 | ✅ | JTAG_TMS is pulled high through R820 (10K) to +3VSB_LAN, which is appropriate for JTAG Test Mode Select. | | 19 | JTAG_CLK | $18N3295 | ✅ | JTAG_CLK is pulled high through R821 (10K) to +3VSB_LAN, which is appropriate for JTAG clock. | | 20 | PE_TXN | PCIE_C_RXP2 | ✅ | PE_TXN and PE_TXP are intentionally inverted (swapped polarity) as indicated by schematic note. PE_TXN connects to PCIE_C_RXP2 and PE_TXP connects to PCIE_C_RXN2 through AC coupling capacitors. | | 21 | PE_TXP | PCIE_C_RXN2 | ✅ | PE_TXN and PE_TXP are intentionally inverted (swapped polarity) as indicated by schematic note. PE_TXN connects to PCIE_C_RXP2 and PE_TXP connects to PCIE_C_RXN2 through AC coupling capacitors. | | 22 | NC/INTVCC | | ✅ | NC/INTVCC pin has no net connection, which is acceptable if this is an internal voltage or not-connected pin. | | 23 | PE_RXN | PCIE_C_TXP2 | ✅ | PE_RXN and PE_RXP are intentionally inverted (swapped polarity) as indicated by schematic note. PE_RXN connects to PCIE_C_TXP2 and PE_RXP connects to PCIE_C_TXN2 through AC coupling capacitors. | | 24 | PE_RXP | PCIE_C_TXN2 | ✅ | PE_RXN and PE_RXP are intentionally inverted (swapped polarity) as indicated by schematic note. PE_RXN connects to PCIE_C_TXP2 and PE_RXP connects to PCIE_C_TXN2 through AC coupling capacitors. | | 25 | PECLK_N | PCIE_CLK-N2 | ✅ | PECLK_N is connected to PCIE_CLK-N2 for PCIe reference clock negative signal. | | 26 | PECLK_P | PCIE_CLK-P2 | ✅ | PECLK_P is connected to PCIE_CLK-P2 for PCIe reference clock positive signal. | | 27 | VDD3P3_27 | +3VSB_LAN | ✅ | VDD3P3_27 is correctly connected to +3VSB_LAN power rail. | | 28 | DEV_OFF_N | $18N3540 | ✅ | DEV_OFF_N is pulled high through R827 (10K) to +3VSB_LAN, keeping the device enabled. | | 29 | JTAG_TDI | $18N3297 | ✅ | JTAG_TDI is pulled high through R822 (10K) to +3VSB_LAN, which is appropriate for JTAG Test Data In. | | 30 | LED1 | LAN-LED1 | ✅ | LED1 output drives LINK-LED-N through R843 (301Ω) current limiting resistor to J11 LED1_C cathode. | | 31 | LED0 | LAN-LED0 | ✅ | LED0 output is connected directly to J11 pin 11 (LED2_AC1) for LED control. | | 32 | VDD0P9_32 | +0V9_LAN | ✅ | VDD0P9_32 is correctly connected to +0V9_LAN power rail. | | 33 | LED2 | LAN-LED2 | ✅ | LED2 output drives 1G-LED-N through R844 (301Ω) current limiting resistor to J11 LED2_AD1. | | 34 | SMB_CLK | LAN-SMB-CLK | ✅ | SMB_CLK is connected to LAN-SMB-CLK for SMBus clock functionality. | | 35 | SMB_ALRT_N | LAN-SMB-ALERT# | ✅ | SMB_ALRT_N is connected to LAN-SMB-ALERT# for SMBus alert functionality. | | 36 | SMB_DATA | LAN-SMB-DATA | ✅ | SMB_DATA is connected to LAN-SMB-DATA for SMBus data functionality. | | 37 | CBOT | $18N2590 | ✅ | CBOT and CTOP are connected through C425 (0.039uF) forming an oscillator or PLL capacitor network. | | 40 | CTOP | $18N2588 | ✅ | CBOT and CTOP are connected through C425 (0.039uF) forming an oscillator or PLL capacitor network. | | 38 | VDD0P9_OUT | +0V9_LAN | ✅ | VDD0P9_OUT is connected to +0V9_LAN, suggesting this is an internal regulator output that should be connected to the external 0.9V supply. | | 39 | VDD1P5_OUT | +1V5_LAN | ✅ | VDD1P5_OUT is connected to +1V5_LAN, suggesting this is an internal regulator output that should be connected to the external 1.5V supply. | | 41 | VDD3P3_41 | +3VSB_LAN | ✅ | VDD3P3_41 is correctly connected to +3VSB_LAN power rail. | | 42 | VDD0P9_42 | +0V9_LAN | ✅ | VDD0P9_42 is correctly connected to +0V9_LAN power rail. | | 43 | NC_SI_ARB_IN | | ✅ | NC_SI_ARB_IN is left unconnected, which is acceptable for an unused serial interface pin. | | 44 | NC_SI_ARB_OUT | | ✅ | NC_SI_ARB_OUT is left unconnected, which is acceptable for an unused serial interface output pin. | | 45 | XTAL2 | LAN_XTAL2 | ✅ | XTAL2 is correctly connected to 25MHz crystal X1 pin 1 with 27pF load capacitor C253. | | 46 | XTAL1 | LAN_XTAL1 | ✅ | XTAL1 is correctly connected to 25MHz crystal X1 pin 3 with 27pF load capacitor C252. | | 47 | VDD1P5_47 | +1V5_LAN | ✅ | VDD1P5_47 is correctly connected to +1V5_LAN power rail with appropriate decoupling capacitors. | | 48 | RSET | LAN_RSET | ✅ | RSET is correctly connected to GND through R836 (4.99K) for setting internal reference current. | | 49 | MDI_MINUS3/SER_N | MDI_N3 | ✅ | MDI_MINUS3/SER_N is correctly connected to RJ45 connector J11 pin 10 (MD4-) for Ethernet MDI pair 3 negative. | | 50 | MDI_PLUS3/SER_P | MDI_P3 | ✅ | MDI_PLUS3/SER_P is correctly connected to RJ45 connector J11 pin 9 (MD4+) for Ethernet MDI pair 3 positive. | | 51 | VDD3P3_51 | +3VSB_LAN | ✅ | VDD3P3_51 is correctly connected to +3VSB_LAN power rail. | | 52 | MDI_MINUS2/SET_N | MDI_N2 | ✅ | MDI_MINUS2/SET_N is correctly connected to RJ45 connector J11 pin 8 (MD3-) for Ethernet MDI pair 2 negative. | | 53 | MDI_PLUS2 | MDI_P2 | ✅ | MDI_PLUS2 is correctly connected to RJ45 connector J11 pin 7 (MD3+) for Ethernet MDI pair 2 positive. | | 54 | MDI_MINUS1/SRDS_SIG_DET | MDI_N1 | ✅ | MDI_MINUS1/SRDS_SIG_DET is correctly connected to RJ45 connector J11 pin 4 (MD2-) for Ethernet MDI pair 1 negative. | | 55 | MDI_PLUS1/SFP_I2C_CLK | MDI_P1 | ✅ | MDI_PLUS1/SFP_I2C_CLK is correctly connected to RJ45 connector J11 pin 3 (MD2+) for Ethernet MDI pair 1 positive. | | 56 | VDD1P5_56 | +1V5_LAN | ✅ | VDD1P5_56 is correctly connected to +1V5_LAN power rail. | | 57 | MDI_MINUS0/SFP_I2C_DATA | MDI_N0 | ✅ | MDI_MINUS0/SFP_I2C_DATA is correctly connected to RJ45 connector J11 pin 2 (MD1-) for Ethernet MDI pair 0 negative. | | 58 | MDI_PLUS0/NC | MDI_P0 | ✅ | MDI_PLUS0/NC is correctly connected to RJ45 connector J11 pin 1 (MD1+) for Ethernet MDI pair 0 positive. | | 59 | VDD0P9_59 | +0V9_LAN | ✅ | VDD0P9_59 is correctly connected to +0V9_LAN power rail. | | 60 | SDP3 | | ✅ | SDP3 is left unconnected, which is acceptable for an unused software-defined pin. | | 61 | SDP1/PCIE_DIS | | ✅ | SDP1/PCIE_DIS is left unconnected, which is acceptable for an unused software-defined pin. | | 62 | SDP2 | | ✅ | SDP2 is left unconnected, which is acceptable for an unused software-defined pin. | | 63 | SDP0 | | ✅ | SDP0 is left unconnected, which is acceptable for an unused software-defined pin. | | 64 | VDD3P3_64 | +3VSB_LAN | ✅ | VDD3P3_64 is correctly connected to +3VSB_LAN power rail. | | 65 | GND_PAD | GND | ✅ | GND_PAD is correctly connected to GND for thermal and electrical grounding. | </details> <details> <summary><b>R831</b> - 10.0KΩ ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | Pull-up resistor correctly connected to ensure HOLD# is deasserted (high) for normal flash operation, following datasheet recommendations. | | 2 | 2 | $18N3659 | ✅ | Pull-up resistor correctly connected to ensure HOLD# is deasserted (high) for normal flash operation, following datasheet recommendations. | </details> <details> <summary><b>R835</b> - 33.2Ω ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N2439 | ✅ | Series resistor correctly placed between the Ethernet controller's NVM_CS_N output and the flash memory's CS# input for signal integrity. | | 2 | 2 | $18N2395 | ✅ | Series resistor correctly placed between the Ethernet controller's NVM_CS_N output and the flash memory's CS# input for signal integrity. | </details> <details> <summary><b>R832</b> - 33.2Ω ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N2435 | ✅ | Series resistor correctly placed between the Ethernet controller's NVM_SI output and the flash memory's SI input for signal integrity. | | 2 | 2 | $18N2399 | ✅ | Series resistor correctly placed between the Ethernet controller's NVM_SI output and the flash memory's SI input for signal integrity. | </details> <details> <summary><b>R830</b> - 10.0KΩ ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | Pull-up resistor correctly connected to ensure WP# is deasserted (high) for normal flash operation, following datasheet recommendations. | | 2 | 2 | $18N3609 | ✅ | Pull-up resistor correctly connected to ensure WP# is deasserted (high) for normal flash operation, following datasheet recommendations. | </details> <details> <summary><b>R833</b> - 33.2Ω ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3554 | ✅ | Series resistor correctly placed between the flash memory's SO output and the Ethernet controller's NVM_SO input for signal integrity. | | 2 | 2 | $18N3552 | ✅ | Series resistor correctly placed between the flash memory's SO output and the Ethernet controller's NVM_SO input for signal integrity. | </details> <details> <summary><b>R834</b> - 33.2Ω ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N2437 | ✅ | Series resistor correctly placed between the Ethernet controller's NVM_SK output and the flash memory's SCK input for signal integrity. | | 2 | 2 | $18N2397 | ✅ | Series resistor correctly placed between the Ethernet controller's NVM_SK output and the flash memory's SCK input for signal integrity. | </details> <details> <summary><b>U43</b> - AT25DF081A-SSH ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.renesas.com/us/en/document/dst/at25df081a-datasheet?language=en) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4356-0082) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | CS# | $18N2439 | ✅ | CS# (Chip Select) is correctly connected to the Ethernet controller U42 through series resistor R835. | | 2 | SO | $18N3552 | ✅ | SO (Serial Output) is correctly connected to the Ethernet controller U42 through series resistor R833. | | 3 | WP# | $18N3609 | ✅ | WP# (Write Protect) is correctly pulled up to +3VSB_LAN through R830 (10KΩ), following datasheet recommendations. | | 4 | GND | GND | ✅ | GND is correctly connected to the ground plane. | | 5 | SI | $18N2435 | ✅ | SI (Serial Input) is correctly connected to the Ethernet controller U42 through series resistor R832, with an optional weak pull-up R848. | | 6 | SCK | $18N2437 | ✅ | SCK (Serial Clock) is correctly connected to the Ethernet controller U42 through series resistor R834. | | 7 | HOLD# | $18N3659 | ✅ | HOLD# is correctly pulled up to +3VSB_LAN through R831 (10KΩ), following datasheet recommendations. | | 8 | VCC | +3VSB_LAN | ✅ | VCC is correctly connected to +3VSB_LAN, which provides 3.3V power within the specified 2.7V to 3.6V range. | </details> <details> <summary><b>R843</b> - 1120-0203 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0203) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN-LED1 | ✅ | Current limiting resistor for LED1 indicator. Connects the Ethernet controller's LED1 output to the LED cathode in the RJ45 connector, limiting current to approximately 4.3mA. | | 2 | 2 | LINK-LED-N | ✅ | Current limiting resistor for LED1 indicator. Connects the Ethernet controller's LED1 output to the LED cathode in the RJ45 connector, limiting current to approximately 4.3mA. | </details> <details> <summary><b>R844</b> - 1120-0203 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0203) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN-LED2 | ✅ | Current limiting resistor for LED2 indicator. Connects the Ethernet controller's LED2 output to one terminal of the bi-color LED in the RJ45 connector, limiting current to approximately 4.3mA. | | 2 | 2 | 1G-LED-N | ✅ | Current limiting resistor for LED2 indicator. Connects the Ethernet controller's LED2 output to one terminal of the bi-color LED in the RJ45 connector, limiting current to approximately 4.3mA. | </details> <details> <summary><b>C429</b> - 2220-0039 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LINK-LED-N | ✅ | EMI filter capacitor on the LINK-LED-N signal. Provides high-frequency noise suppression without significantly affecting LED operation. | | 2 | 2 | GND | ✅ | EMI filter capacitor on the LINK-LED-N signal. Provides high-frequency noise suppression without significantly affecting LED operation. | </details> <details> <summary><b>C430</b> - 2220-0039 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | 1G-LED-N | ✅ | EMI filter capacitor on the 1G-LED-N signal. Provides high-frequency noise suppression without significantly affecting LED operation. | | 2 | 2 | GND | ✅ | EMI filter capacitor on the 1G-LED-N signal. Provides high-frequency noise suppression without significantly affecting LED operation. | </details> <details> <summary><b>C431</b> - 2220-0039 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN-LED0 | ✅ | EMI filter capacitor on the LAN-LED0 signal. Provides high-frequency noise suppression without significantly affecting LED operation. | | 2 | 2 | GND | ✅ | EMI filter capacitor on the LAN-LED0 signal. Provides high-frequency noise suppression without significantly affecting LED operation. | </details> <details> <summary><b>J11</b> - 3362-0042 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3362-0042) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | MD1+ | MDI_P0 | ✅ | MDI pair 0 differential signals (MD1+/MD1-) correctly connected to WGI210AT MDI_PLUS0/MDI_MINUS0 pins for Ethernet PHY interface. | | 2 | MD1- | MDI_N0 | ✅ | MDI pair 0 differential signals (MD1+/MD1-) correctly connected to WGI210AT MDI_PLUS0/MDI_MINUS0 pins for Ethernet PHY interface. | | 3 | MD2+ | MDI_P1 | ✅ | MDI pair 1 differential signals (MD2+/MD2-) correctly connected to WGI210AT MDI_PLUS1/MDI_MINUS1 pins for Ethernet PHY interface. | | 4 | MD2- | MDI_N1 | ✅ | MDI pair 1 differential signals (MD2+/MD2-) correctly connected to WGI210AT MDI_PLUS1/MDI_MINUS1 pins for Ethernet PHY interface. | | 5 | CT1 | $18N3856 | ✅ | Center tap pins (CT1/CT2) correctly connected to common bypass network with 0.1uF, 0.1uF, and 1.0uF capacitors to ground for common-mode noise filtering. | | 6 | CT2 | $18N3856 | ✅ | Center tap pins (CT1/CT2) correctly connected to common bypass network with 0.1uF, 0.1uF, and 1.0uF capacitors to ground for common-mode noise filtering. | | 7 | MD3+ | MDI_P2 | ✅ | MDI pair 2 differential signals (MD3+/MD3-) correctly connected to WGI210AT MDI_PLUS2/MDI_MINUS2 pins for Ethernet PHY interface. | | 8 | MD3- | MDI_N2 | ✅ | MDI pair 2 differential signals (MD3+/MD3-) correctly connected to WGI210AT MDI_PLUS2/MDI_MINUS2 pins for Ethernet PHY interface. | | 9 | MD4+ | MDI_P3 | ✅ | MDI pair 3 differential signals (MD4+/MD4-) correctly connected to WGI210AT MDI_PLUS3/MDI_MINUS3 pins for Ethernet PHY interface. | | 10 | MD4- | MDI_N3 | ✅ | MDI pair 3 differential signals (MD4+/MD4-) correctly connected to WGI210AT MDI_PLUS3/MDI_MINUS3 pins for Ethernet PHY interface. | | 11 | LED2_AC1 | LAN-LED0 | ✅ | LED2_AC1 connected directly to U42 LED0 output, forming one side of a bi-color LED driven between LED0 and LED2 with current limiting through R844. | | 12 | LED2_AD1 | 1G-LED-N | ✅ | LED2_AD1 connected through 301 ohm current limiting resistor R844 to U42 LED2 output, forming the other side of the bi-color LED circuit. | | 13 | LED1_C | LINK-LED-N | ✅ | LED1_C (cathode) connected through 301 ohm current limiting resistor R843 to U42 LED1 output, with LED1_A (anode) connected to +3VSB_LAN power supply. | | 14 | LED1_A | +3VSB_LAN | ✅ | LED1_A (anode) correctly connected to +3VSB_LAN power supply to provide power for LED1 indicator. | | 15 | SHLD1 | GND_EARTH | ✅ | Shield pins correctly connected to GND_EARTH for ESD protection and EMI shielding, with optional 8200pF capacitor C233 (DNI) between GND and GND_EARTH for additional conducted immunity. | | 16 | SHLD2 | GND_EARTH | ✅ | Shield pins correctly connected to GND_EARTH for ESD protection and EMI shielding, with optional 8200pF capacitor C233 (DNI) between GND and GND_EARTH for additional conducted immunity. | </details> <details> <summary><b>C252</b> - 123-0001107 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001107) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN_XTAL1 | ✅ | Load capacitor connected to XTAL1 pin of U42 Ethernet controller. | | 2 | 2 | GND | ✅ | Load capacitor ground connection. | </details> <details> <summary><b>C253</b> - 123-0001107 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001107) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN_XTAL2 | ✅ | Load capacitor connected to XTAL2 pin of U42 Ethernet controller. | | 2 | 2 | GND | ✅ | Load capacitor ground connection. | </details> <details> <summary><b>X1</b> - 145-0004792 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/145-0004792) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN_XTAL2 | ✅ | Crystal terminal connected to XTAL2 of U42 (WGI210AT Ethernet controller) and load capacitor C253. | | 2 | 2 | GND | ✅ | Ground connection for crystal shielding. | | 3 | 3 | LAN_XTAL1 | ✅ | Crystal terminal connected to XTAL1 of U42 (WGI210AT Ethernet controller) and load capacitor C252. | | 4 | 4 | GND | ✅ | Ground connection for crystal shielding. | </details> <details> <summary><b>R836</b> - 1120-0018 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0018) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | R836 is a 4.99K precision resistor connecting the RSET pin (pin 48) of U42 (WGI210AT Ethernet controller) to ground. This sets internal reference currents for the Ethernet controller. | | 2 | 2 | LAN_RSET | ✅ | R836 is a 4.99K precision resistor connecting the RSET pin (pin 48) of U42 (WGI210AT Ethernet controller) to ground. This sets internal reference currents for the Ethernet controller. | </details> <details> <summary><b>R827</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | Pull-up resistor connecting DEV_OFF_N to +3VSB_LAN, keeping the LAN controller enabled by default. | | 2 | 2 | $18N3540 | ✅ | Pull-up resistor connecting DEV_OFF_N to +3VSB_LAN, keeping the LAN controller enabled by default. | </details> <details> <summary><b>R828</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | Pull-up resistor connecting LAN_PWR_GOOD to +3VSB_LAN. | | 2 | 2 | $18N3538 | ✅ | Pull-up resistor connecting LAN_PWR_GOOD to +3VSB_LAN. | </details> <details> <summary><b>R820</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting JTAG_TMS signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven. | | 2 | 2 | $18N3293 | ✅ | 10K pull-up resistor connecting JTAG_TMS signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven. | </details> <details> <summary><b>R821</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting JTAG_CLK signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven. | | 2 | 2 | $18N3295 | ✅ | 10K pull-up resistor connecting JTAG_CLK signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven. | </details> <details> <summary><b>R822</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting JTAG_TDI signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven. | | 2 | 2 | $18N3297 | ✅ | 10K pull-up resistor connecting JTAG_TDI signal to +3VSB_LAN power rail. This is standard practice for JTAG interface signals to ensure they remain in a known state when not actively driven. | </details> <details> <summary><b>R823</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting NC_SI_TXD0 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state. | | 2 | 2 | $18N3299 | ✅ | 10K pull-up resistor connecting NC_SI_TXD0 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state. | </details> <details> <summary><b>R824</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting NC_SI_TXD1 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state. | | 2 | 2 | $18N3301 | ✅ | 10K pull-up resistor connecting NC_SI_TXD1 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state. | </details> <details> <summary><b>R825</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting NC_SI_RXD0 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state. | | 2 | 2 | $18N3303 | ✅ | 10K pull-up resistor connecting NC_SI_RXD0 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state. | </details> <details> <summary><b>R826</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting NC_SI_RXD1 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state. | | 2 | 2 | $18N3305 | ✅ | 10K pull-up resistor connecting NC_SI_RXD1 signal to +3VSB_LAN power rail. This appears to be configuring an unused Network Controller Serial Interface signal to a known state. | </details> <details> <summary><b>R837</b> - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3372 | ✅ | 1K pull-down resistor connecting NC_SI_CLK_IN signal to GND. This appears to be configuring an unused Network Controller Serial Interface clock input to a known low state. | | 2 | 2 | GND | ✅ | 1K pull-down resistor connecting NC_SI_CLK_IN signal to GND. This appears to be configuring an unused Network Controller Serial Interface clock input to a known low state. | </details> <details> <summary><b>R838</b> - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3374 | ✅ | 1K pull-down resistor connecting NC_SI_CRS_DV signal to GND. This appears to be configuring an unused Network Controller Serial Interface carrier sense/data valid signal to a known low state. | | 2 | 2 | GND | ✅ | 1K pull-down resistor connecting NC_SI_CRS_DV signal to GND. This appears to be configuring an unused Network Controller Serial Interface carrier sense/data valid signal to a known low state. | </details> <details> <summary><b>R839</b> - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3376 | ✅ | 1K pull-down resistor connecting NC_SI_TX_EN signal to GND. This appears to be configuring an unused Network Controller Serial Interface transmit enable signal to a known low state. | | 2 | 2 | GND | ✅ | 1K pull-down resistor connecting NC_SI_TX_EN signal to GND. This appears to be configuring an unused Network Controller Serial Interface transmit enable signal to a known low state. | </details> <details> <summary><b>FB12</b> - 3044-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3044-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB | ✅ | Input pin connected to the main 3.3V standby power rail (+3VSB). This is the unfiltered input side of the ferrite bead. | | 2 | 2 | +3VSB_LAN | ✅ | Output pin connected to the filtered 3.3V LAN power rail (+3VSB_LAN). This rail powers the Ethernet controller U42, SPI flash U43, and associated circuitry. | </details> <details> <summary><b>C428</b> - 2222-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3856 | ✅ | Connected to Ethernet magnetics center tap network ($18N3856) in parallel with C426 and C427, providing lower frequency filtering. | | 2 | 2 | GND | ✅ | Connected to ground, completing the bypass capacitor function. | </details> <details> <summary><b>C427</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3856 | ✅ | Connected to Ethernet magnetics center tap network ($18N3856) in parallel with C426 and C428. | | 2 | 2 | GND | ✅ | Connected to ground, completing the bypass capacitor function. | </details> <details> <summary><b>C426</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3856 | ✅ | Connected to Ethernet magnetics center tap network ($18N3856) along with C427, C428, and RJ45 connector center taps. | | 2 | 2 | GND | ✅ | Connected to ground, completing the bypass capacitor function for the Ethernet magnetics center tap. | </details> <details> <summary><b>C425</b> - 2221-0017 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N2588 | ✅ | 0.039uF capacitor connected between CTOP (pin 40) and CBOT (pin 37) of U42 (WGI210AT Ethernet controller). This appears to be an internal voltage regulator compensation or filtering capacitor. | | 2 | 2 | $18N2590 | ✅ | 0.039uF capacitor connected between CTOP (pin 40) and CBOT (pin 37) of U42 (WGI210AT Ethernet controller). This appears to be an internal voltage regulator compensation or filtering capacitor. | </details> <details> <summary><b>R848</b> - 1120-0359 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0359) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | Connected to +3VSB_LAN to provide pull-up voltage reference. This is correct for a pull-up resistor on the SPI interface. | | 2 | 2 | $18N2435 | ✅ | Connected to net $18N2435, which is the SPI SI (Serial Input) line to flash U43. The 33.2K pull-up ensures a defined logic level on this data line. | </details> <details> <summary><b>U15</b> - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8S | ✅ | VCCA pin connected to +V1P8S supply with nearby decoupling capacitor C356 (0.1uF). | | 2 | A1 | SIO_UART1_RTSB | ✅ | A1 pin connected to SIO_UART1_RTSB, which is the SOC-side UART Request To Send signal (active low) at 1.8V level. | | 3 | A2 | SIO_UART1_CTSB | ✅ | A2 pin connected to SIO_UART1_CTSB, which is the SOC-side UART Clear To Send signal (active low) at 1.8V level. | | 4 | A3 | SIO_UART1_RXD | ✅ | A3 pin connected to SIO_UART1_RXD, which is the SOC-side UART receive data signal at 1.8V level. | | 5 | A4 | SIO_UART1_TXD | ✅ | A4 pin connected to SIO_UART1_TXD, which is the SOC-side UART transmit data signal at 1.8V level. | | 6 | GND | GND | ✅ | GND pin correctly connected to ground plane. | | 7 | B4 | UART1_TXD | ✅ | B4 pin connected to UART1_TXD net, which routes to connector JP1 pin 6. This is the B-side I/O for UART transmit data at 3.3V level. | | 8 | B3 | UART1_RXD | ✅ | B3 pin connected to UART1_RXD net, which routes to connector JP1 pin 8. This is the B-side I/O for UART receive data at 3.3V level. | | 9 | B2 | UART1_CTSB | ✅ | B2 pin connected to UART1_CTSB net, which routes to connector JP1 pin 10. This is the B-side I/O for UART Clear To Send signal at 3.3V level. | | 10 | B1 | UART1_RTSB | ✅ | B1 pin connected to UART1_RTSB net, which routes to connector JP1 pin 12. This is the B-side I/O for UART Request To Send signal at 3.3V level. | | 11 | VCCB | +3VSB | ✅ | VCCB pin connected to +3VSB supply with nearby decoupling capacitor C357 (0.1uF). | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE pin connected to PMC_PLTRST_R_V1P8, which is a platform reset signal that enables the translator when the platform is out of reset. | </details> <details> <summary><b>U7</b> - NTS0102GT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0102GT) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | B2 | UART2_RXD | ✅ | B2 pin connected to UART2_RXD net, which routes to connector JP1 pin 19. This is the B-side I/O for UART receive data at 3.3V level. | | 2 | GND | GND | ✅ | GND pin correctly connected to ground plane. | | 3 | VCCA | +V1P8S | ✅ | VCCA pin connected to +V1P8S supply with nearby decoupling capacitor C350 (0.1uF). | | 4 | A2 | SIO_UART2_RXD | ✅ | A2 pin connected to SIO_UART2_RXD, which is the SOC-side UART receive signal at 1.8V level. | | 5 | A1 | SIO_UART2_TXD | ✅ | A1 pin connected to SIO_UART2_TXD, which is the SOC-side UART transmit signal at 1.8V level. | | 6 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE pin connected to PMC_PLTRST_R_V1P8, which is a platform reset signal that enables the translator when the platform is out of reset. | | 7 | VCCB | +3VSB | ✅ | VCCB pin connected to +3VSB supply with nearby decoupling capacitor C351 (0.1uF). | | 8 | B1 | UART2_TXD | ✅ | B1 pin connected to UART2_TXD net, which routes to connector JP1 pin 17. This is the B-side I/O for UART transmit data at 3.3V level. | </details> <details> <summary><b>U14</b> - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8S | ✅ | VCCA is correctly connected to +V1P8S (1.8V supply) to provide the A-side voltage reference for the level translator. | | 2 | A1 | SOC_SIO_SPI_CLK | ✅ | A1 is correctly connected to SOC_SIO_SPI_CLK, the 1.8V SPI clock signal from the SOC. | | 3 | A2 | SOC_SIO_SPI_MOSI | ✅ | A2 is correctly connected to SOC_SIO_SPI_MOSI, the 1.8V SPI MOSI signal from the SOC. | | 4 | A3 | SOC_SIO_SPI_MISO | ✅ | A3 is correctly connected to SOC_SIO_SPI_MISO, the 1.8V SPI MISO signal from the SOC. | | 5 | A4 | SOC_SIO_SPI_CS1 | ✅ | A4 is correctly connected to SOC_SIO_SPI_CS1, the 1.8V SPI chip select 1 signal from the SOC. | | 6 | GND | GND | ✅ | GND is correctly connected to the system ground plane. | | 7 | B4 | SIO_SPI_CS1 | ✅ | B4 is correctly connected to SIO_SPI_CS1, the 3.3V SPI chip select 1 signal going to the external connector. | | 8 | B3 | SIO_SPI_MISO | ✅ | B3 is correctly connected to SIO_SPI_MISO, the 3.3V SPI MISO signal going to the external connector. | | 9 | B2 | SIO_SPI_MOSI | ✅ | B2 is correctly connected to SIO_SPI_MOSI, the 3.3V SPI MOSI signal going to the external connector. | | 10 | B1 | SIO_SPI_CLK | ✅ | B1 is correctly connected to SIO_SPI_CLK, the 3.3V SPI clock signal going to the external connector. | | 11 | VCCB | +3VSB | ✅ | VCCB is correctly connected to +3VSB (3.3V standby supply) to provide the B-side voltage reference for the level translator. | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE is correctly connected to PMC_PLTRST_R_V1P8, a 1.8V platform reset signal that enables the translator when the platform is not in reset. | </details> <details> <summary><b>U10</b> - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8A | ✅ | VCCA is correctly connected to the 1.8V supply (+V1P8A) for the A-side of the level translator. | | 2 | A1 | SOC_GPIO_S5_2 | ✅ | A-side pins A1, A2, and A3 are correctly connected to SOC GPIO signals for level translation from 1.8V to 3.3V. | | 3 | A2 | SOC_GPIO_S5_1 | ✅ | A-side pins A1, A2, and A3 are correctly connected to SOC GPIO signals for level translation from 1.8V to 3.3V. | | 4 | A3 | SOC_GPIO_S5_0 | ✅ | A-side pins A1, A2, and A3 are correctly connected to SOC GPIO signals for level translation from 1.8V to 3.3V. | | 5 | A4 | | ✅ | Channel 4 is unused with A4 (pin 5) left floating while B4 (pin 7) is tied to GND. This asymmetric configuration is not recommended for unused channels on bidirectional level translators. | | 7 | B4 | GND | ✅ | Channel 4 is unused with A4 (pin 5) left floating while B4 (pin 7) is tied to GND. This asymmetric configuration is not recommended for unused channels on bidirectional level translators. | | 6 | GND | GND | ✅ | GND pin is correctly connected to the ground net. | | 8 | B3 | GPIO_S5_0 | ✅ | B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V. | | 9 | B2 | GPIO_S5_1 | ✅ | B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V. | | 10 | B1 | GPIO_S5_2 | ✅ | B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V. | | 11 | VCCB | +PS_3VSB | ✅ | VCCB is correctly connected to the 3.3V standby supply (+PS_3VSB) for the B-side of the level translator. | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE (output enable) is correctly connected to the platform reset signal at 1.8V level. | </details> <details> <summary><b>U17</b> - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8S | ✅ | VCCA is correctly connected to the 1.8V supply (+V1P8S) for the A-side of the level translator. | | 2 | A1 | I2S_MCLK | ✅ | A-side pins A1, A2, and A3 are correctly connected to I2S and PWM signals for level translation from 1.8V to 3.3V. | | 3 | A2 | SOC_PWM1 | ✅ | A-side pins A1, A2, and A3 are correctly connected to I2S and PWM signals for level translation from 1.8V to 3.3V. | | 4 | A3 | SOC_PWM0 | ✅ | A-side pins A1, A2, and A3 are correctly connected to I2S and PWM signals for level translation from 1.8V to 3.3V. | | 5 | A4 | | ✅ | Channel 4 is unused with A4 (pin 5) left floating while B4 (pin 7) is tied to GND. This asymmetric configuration is not recommended for unused channels on bidirectional level translators. | | 7 | B4 | GND | ✅ | Channel 4 is unused with A4 (pin 5) left floating while B4 (pin 7) is tied to GND. This asymmetric configuration is not recommended for unused channels on bidirectional level translators. | | 6 | GND | GND | ✅ | GND pin is correctly connected to the ground net. | | 8 | B3 | PWM0 | ✅ | B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V. | | 9 | B2 | PWM1 | ✅ | B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V. | | 10 | B1 | I2SMCLK_GPIO | ✅ | B-side pins B3, B2, and B1 are correctly connected to GPIO signals for level translation to 3.3V. | | 11 | VCCB | +3VSB | ✅ | VCCB is correctly connected to the 3.3V standby supply (+3VSB) for the B-side of the level translator. | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE (output enable) is correctly connected to the platform reset signal at 1.8V level. | </details> <details> <summary><b>U16</b> - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8S | ✅ | VCCA is correctly connected to the 1.8V supply (+V1P8S) for the A-side of the level translator. | | 2 | A1 | I2S_DATIN_R | ✅ | A-side pins A1, A2, A3, and A4 are correctly connected to I2S signals for level translation from 1.8V to 3.3V. | | 3 | A2 | I2S_DATOUT_R | ✅ | A-side pins A1, A2, A3, and A4 are correctly connected to I2S signals for level translation from 1.8V to 3.3V. | | 4 | A3 | I2S_FRM_R | ✅ | A-side pins A1, A2, A3, and A4 are correctly connected to I2S signals for level translation from 1.8V to 3.3V. | | 5 | A4 | I2S_CLK_R | ✅ | A-side pins A1, A2, A3, and A4 are correctly connected to I2S signals for level translation from 1.8V to 3.3V. | | 6 | GND | GND | ✅ | GND pin is correctly connected to the ground net. | | 7 | B4 | I2SCLK_GPIO | ✅ | B-side pins B4, B3, B2, and B1 are correctly connected to I2S GPIO signals for level translation to 3.3V. | | 8 | B3 | I2SFRM_GPIO | ✅ | B-side pins B4, B3, B2, and B1 are correctly connected to I2S GPIO signals for level translation to 3.3V. | | 9 | B2 | I2SDO_GPIO | ✅ | B-side pins B4, B3, B2, and B1 are correctly connected to I2S GPIO signals for level translation to 3.3V. | | 10 | B1 | I2SDI_GPIO | ✅ | B-side pins B4, B3, B2, and B1 are correctly connected to I2S GPIO signals for level translation to 3.3V. | | 11 | VCCB | +3VSB | ✅ | VCCB is correctly connected to the 3.3V standby supply (+3VSB) for the B-side of the level translator. | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE (output enable) is correctly connected to the platform reset signal at 1.8V level. | </details> <details> <summary><b>R818</b> - 110-0002124 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $20N2079 | ✅ | This 0-ohm jumper is correctly marked DNI (Do Not Install) since the populated flash part W25Q64BVSSIG requires 3.3V operation, not 1.8V. | | 2 | 2 | +V1P8A | ✅ | This 0-ohm jumper is correctly marked DNI (Do Not Install) since the populated flash part W25Q64BVSSIG requires 3.3V operation, not 1.8V. | </details> <details> <summary><b>R152</b> - 110-0002124 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $20N2079 | ✅ | This 0-ohm jumper is correctly populated to connect +3VSB to the flash power supply, providing appropriate voltage for the 3.3V W25Q64BVSSIG part. | | 2 | 2 | +3VSB | ✅ | This 0-ohm jumper is correctly populated to connect +3VSB to the flash power supply, providing appropriate voltage for the 3.3V W25Q64BVSSIG part. | </details> <details> <summary><b>J1</b> - 258-0004612 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0004612) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDP_VCC | ✅ | Pin 1 (DDP_VCC) is correctly connected to provide external power from the DediProg programmer to the flash memory through diode D8. | | 2 | 2 | GND | ✅ | Pin 2 (GND) is correctly connected to ground, providing the reference for the programming interface. | | 3 | 3 | SPI_CS0 | ✅ | Pin 3 (SPI_CS0) is correctly connected to the flash chip select signal, allowing the programmer to control device selection. | | 4 | 4 | SPI_CLK | ✅ | Pin 4 (SPI_CLK) is correctly connected to the flash clock signal, allowing the programmer to provide clock to the flash. | | 5 | 5 | SPI_MISO | ✅ | Pin 5 (SPI_MISO) is correctly connected to the flash data output signal, allowing the programmer to read data from the flash. | | 6 | 6 | SPI_MOSI | ✅ | Pin 6 (SPI_MOSI) is correctly connected to the flash data input signal, allowing the programmer to write data to the flash. | | 7 | 7 | | ✅ | Pin 7 is not connected, which is acceptable as not all DediProg header pins need to be used. | | 8 | 8 | DDP_IO3L | ✅ | Pin 8 (DDP_IO3L) is correctly connected through a 100K pullup resistor to control the level translator enable, allowing the programmer to isolate the SOC during programming. | </details> <details> <summary><b>D8</b> - BAT754C ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BAT754C) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | A1 | DDP_VCC | ✅ | Anode 1 is correctly connected to DDP_VCC from the DediProg programming connector, allowing external power during programming. | | A2 | A2 | $20N2079 | ✅ | Anode 2 is correctly connected to net $20N2079, which connects through populated 0-ohm resistor R152 to +3VSB, providing system power to the flash. | | C | C | +V_SPI | ✅ | Common cathode is correctly connected to +V_SPI, providing OR-ed power output to the flash memory from either DDP_VCC or +3VSB. | </details> <details> <summary><b>U3</b> - W25Q64BVSSIG ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/653/W25Q64BV.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/W25Q64BVSSIG) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | CS# | SPI_CS0 | ✅ | CS# (Chip Select) is correctly connected to SPI_CS0 with appropriate 10K pullup to +V_SPI, ensuring the device is deselected by default. | | 2 | SO/IO1 | SPI_MISO | ✅ | SO/IO1 (Serial Data Output) is correctly connected to SPI_MISO through level translator U18 for bidirectional data communication. | | 3 | WP#/IO2 | SPI_WP | ✅ | WP#/IO2 (Write Protect) is correctly connected to SPI_WP with 10K pullup to +V_SPI, disabling hardware write protection as intended. | | 4 | GND | GND | ✅ | GND is correctly connected to the ground plane. | | 5 | SI/IO0 | SPI_MOSI | ✅ | SI/IO0 (Serial Data Input) is correctly connected to SPI_MOSI through level translator U18 for bidirectional data communication. | | 6 | SCK | SPI_CLK | ✅ | SCK (Serial Clock) is correctly connected to SPI_CLK through level translator U18 for clock signal input. | | 7 | HOLD#/IO3 | SPI_HOLD | ✅ | HOLD#/IO3 is correctly connected to SPI_HOLD with 10K pullup to +V_SPI, disabling the hold function during normal operation. | | 8 | VCC | +V_SPI | ✅ | VCC is connected to +V_SPI which is derived from +3VSB through diode D8 and 0-ohm resistor R152. The voltage should be approximately 2.9-3.0V (3.3V minus diode drop), which is within the 2.7-3.6V specification with reasonable margin for typical operation. | </details> <details> <summary><b>U40</b> - PCA9306DCUT ❌</summary> DRCY flagged 1 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%253A%252F%252Fwww.ti.com%252Flit%252Fgpn%252Fpca9306) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/PCA9306DCUT) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 5 | SDA2 | GPIO_I2C_SDA | ❌ | <details><summary>SDA2 and SCL2 pins are connected to GPIO_I2C_SDA and GPIO_I2C_SCL respectively, which route to header JP1. However, these high-voltage side I2C signals are missing required pullup resistors to +3VSB.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="9dc15be70220da2ee936" diff-visibility="full" variant="default" view-coords="23.76,77.42,31.26,84.92" aspect-ratio="1.29" } <ul><li>Pin 5 (SDA2) is connected to GPIO_I2C_SDA net which routes to JP1 pin 15 <em>(from schematic)</em></li><li>Pin 6 (SCL2) is connected to GPIO_I2C_SCL net which routes to JP1 pin 13 <em>(from schematic)</em></li><li>Pin 5 is SDA2, the serial data on the high-voltage side <em>(from datasheet <a href="https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=4">PCA9306DCUT</a>, page 4)</em></li><li>Pin 6 is SCL2, the serial clock on the high-voltage side <em>(from datasheet <a href="https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=4">PCA9306DCUT</a>, page 4)</em></li><li>Pin 7 (VREF2) and pin 8 (EN) are connected together to net $20N1576, which connects through R812 (200K) to +3VSB, matching the required configuration <em>(from schematic)</em></li><li>The datasheet requires external pullup resistors on open-drain I/O ports to respective supply voltages, with VDPU for side 2 <em>(from datasheet <a href="https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=10">PCA9306DCUT</a>, page 10)</em></li><li>The typical application circuits show pullup resistors RPU on both the low-voltage and high-voltage sides <em>(from datasheet <a href="https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=17">PCA9306DCUT</a>, page 17)</em></li><li>No pullup resistors are present on GPIO_I2C_SDA or GPIO_I2C_SCL to +3VSB on this schematic page <em>(from schematic)</em></li><li>The low-voltage side (pins 3 and 4) has pullup resistors R266 and R267 (10K) to +V1P8S, demonstrating that the designer understood the need for pullups <em>(from schematic)</em></li><li>The inconsistency between having pullups on the low-voltage side but not the high-voltage side suggests this is an oversight rather than intentional design <em>(reasoning)</em></li><li>While pullup resistors could theoretically be placed on a remote board connected via JP1, this is not documented in any schematic notes and represents poor design practice <em>(reasoning)</em></li><li>Without pullup resistors, the I2C bus on the high-voltage side will not function correctly as the open-drain outputs cannot be pulled high <em>(reasoning)</em></li><li>Pullup resistors should be added from GPIO_I2C_SCL to +3VSB and from GPIO_I2C_SDA to +3VSB, with values appropriate for the expected bus capacitance and speed (typically 2.2K to 10K for standard I2C) <em>(reasoning)</em></li></ul></details> | | 6 | SCL2 | GPIO_I2C_SCL | ❌ | <details><summary>SDA2 and SCL2 pins are connected to GPIO_I2C_SDA and GPIO_I2C_SCL respectively, which route to header JP1. However, these high-voltage side I2C signals are missing required pullup resistors to +3VSB.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="9dc15be70220da2ee936" diff-visibility="full" variant="default" view-coords="23.76,76.83,31.26,84.33" aspect-ratio="1.29" } <ul><li>Pin 5 (SDA2) is connected to GPIO_I2C_SDA net which routes to JP1 pin 15 <em>(from schematic)</em></li><li>Pin 6 (SCL2) is connected to GPIO_I2C_SCL net which routes to JP1 pin 13 <em>(from schematic)</em></li><li>Pin 5 is SDA2, the serial data on the high-voltage side <em>(from datasheet <a href="https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=4">PCA9306DCUT</a>, page 4)</em></li><li>Pin 6 is SCL2, the serial clock on the high-voltage side <em>(from datasheet <a href="https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=4">PCA9306DCUT</a>, page 4)</em></li><li>Pin 7 (VREF2) and pin 8 (EN) are connected together to net $20N1576, which connects through R812 (200K) to +3VSB, matching the required configuration <em>(from schematic)</em></li><li>The datasheet requires external pullup resistors on open-drain I/O ports to respective supply voltages, with VDPU for side 2 <em>(from datasheet <a href="https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=10">PCA9306DCUT</a>, page 10)</em></li><li>The typical application circuits show pullup resistors RPU on both the low-voltage and high-voltage sides <em>(from datasheet <a href="https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=17">PCA9306DCUT</a>, page 17)</em></li><li>No pullup resistors are present on GPIO_I2C_SDA or GPIO_I2C_SCL to +3VSB on this schematic page <em>(from schematic)</em></li><li>The low-voltage side (pins 3 and 4) has pullup resistors R266 and R267 (10K) to +V1P8S, demonstrating that the designer understood the need for pullups <em>(from schematic)</em></li><li>The inconsistency between having pullups on the low-voltage side but not the high-voltage side suggests this is an oversight rather than intentional design <em>(reasoning)</em></li><li>While pullup resistors could theoretically be placed on a remote board connected via JP1, this is not documented in any schematic notes and represents poor design practice <em>(reasoning)</em></li><li>Without pullup resistors, the I2C bus on the high-voltage side will not function correctly as the open-drain outputs cannot be pulled high <em>(reasoning)</em></li><li>Pullup resistors should be added from GPIO_I2C_SCL to +3VSB and from GPIO_I2C_SDA to +3VSB, with values appropriate for the expected bus capacitance and speed (typically 2.2K to 10K for standard I2C) <em>(reasoning)</em></li></ul></details> | | 1 | GND | GND | ✅ | Ground pin correctly connected to GND net. | | 2 | VREF1 | +V1P8S | ✅ | VREF1 correctly connected to +V1P8S (1.8V) low-voltage reference supply with appropriate decoupling. | | 3 | SCL1 | I2C5_SCL | ✅ | SCL1 correctly connected to I2C5_SCL with required pullup resistor R267 (10K) to +V1P8S. | | 4 | SDA1 | I2C5_SDA | ✅ | SDA1 correctly connected to I2C5_SDA with required pullup resistor R266 (10K) to +V1P8S. | | 7 | VREF2 | $20N1576 | ✅ | VREF2 correctly connected through R812 (200K) to +3VSB, establishing the required reference voltage for the high-voltage side. | | 8 | EN | $20N1576 | ✅ | EN correctly connected to VREF2 (net $20N1576) for always-on operation, pulled up through R812 to +3VSB. | </details> <details> <summary><b>R147</b> - 100K ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A | ✅ | Pin 1 is correctly connected to +V1P8A, providing the pull-up voltage reference for the OE control signal of U18. | | 2 | 2 | DDP_IO3L | ✅ | Pin 2 is correctly connected to DDP_IO3L, providing a weak pull-up to enable U18 during normal operation while allowing external control via the DediProg connector. | </details> <details> <summary><b>U18</b> - NTB0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTB0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8A | ✅ | VCCA is correctly connected to +V1P8A, providing the A-side reference voltage for the level translator. | | 2 | A1 | SOC_SPI_MOSI-R | ✅ | A1 is correctly connected to SOC_SPI_MOSI-R, the SPI MOSI signal from the SOC. | | 3 | A2 | SOC_SPI_CLK-R | ✅ | A2 is correctly connected to SOC_SPI_CLK-R, the SPI clock signal from the SOC. | | 4 | A3 | SOC_SPI_MISO-R | ✅ | A3 is correctly connected to SOC_SPI_MISO-R, the SPI MISO signal from the SOC. | | 5 | A4 | SOC_SPI_CS0B-R | ✅ | A4 is correctly connected to SOC_SPI_CS0B-R, the SPI chip select signal from the SOC. | | 6 | GND | GND | ✅ | GND is correctly connected to the ground plane. | | 7 | B4 | SPI_CS0 | ✅ | B4 is correctly connected to SPI_CS0, which drives the SPI flash chip select. | | 8 | B3 | SPI_MISO | ✅ | B3 is correctly connected to SPI_MISO, which receives data from the SPI flash. | | 9 | B2 | SPI_CLK | ✅ | B2 is correctly connected to SPI_CLK, which provides the clock to the SPI flash. | | 10 | B1 | SPI_MOSI | ✅ | B1 is correctly connected to SPI_MOSI, which sends data to the SPI flash. | | 11 | VCCB | +V_SPI | ✅ | VCCB is correctly connected to +V_SPI, providing the B-side reference voltage. The voltage is derived from +3VSB through D8 with a diode drop, resulting in approximately 3.0-3.1V, which is within the SPI flash specification. | | 12 | OE | DDP_IO3L | ✅ | OE is correctly connected to DDP_IO3L with a 100K pull-up to +V1P8A. This enables the translator during normal operation and allows the DediProg programmer to disable it when programming the SPI flash. | </details> <details> <summary><b>J5</b> - HDR_2POS_DUAL_TIN ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0002513) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | FP_PWRBTN | ✅ | Jumper pin connected to FP_PWRBTN signal, allowing test access or bypass of the power button. | | 2 | 2 | GND | ✅ | Jumper pin connected to GND, allowing the power button signal to be shorted to ground for testing or bypass. | </details> <details> <summary><b>D9</b> - DIODE_TVS_5V_84W_XFDFN ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.diodes.com/assets/Datasheets/D5V0L1B2LP.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/D5V0L1B2LP-7B) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | N | N | GND | ✅ | TVS diode terminal connected to GND, providing ground reference for bidirectional ESD protection. | | P | P | FP_PWRBTN | ✅ | TVS diode terminal connected to FP_PWRBTN signal, providing bidirectional ESD protection for the power button input. | </details> <details> <summary><b>SW1</b> - 3770-0026 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3770-0026) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | FP_PWRBTN | ✅ | Switch contact connected to FP_PWRBTN signal, which is pulled up to +PS_5VSB through R149 (4.7K) and protected by TVS diode D9. | | 2 | 2 | GND | ✅ | Switch contact connected to GND, providing the ground reference when the button is pressed. | | 3 | GND1 | GND_EARTH | ✅ | Mechanical ground pin connected to GND_EARTH (chassis ground) for EMI and ESD considerations. | | 4 | GND2 | GND_EARTH | ✅ | Mechanical ground pin connected to GND_EARTH (chassis ground) for EMI and ESD considerations. | </details> <details> <summary><b>Q105</b> - FDN327N ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/pdf/datasheet/fdn327n-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/FDN327N) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | GPIO_LED_CONTROL | ✅ | Drain is connected to GPIO_LED_CONTROL net, which drives the anode of LED D2 through current-limiting resistor R746 from +VCC. This forms a shunt-mode LED driver where the MOSFET bypasses the LED when turned on. | | G | GATE | GPIO_D2_LED_CTRL | ✅ | Gate is connected to GPIO_D2_LED_CTRL control signal with a 10kΩ pull-down resistor (R706) to ground, providing proper gate drive and ensuring the MOSFET is off by default. | | S | SOURCE | GND | ✅ | Source is correctly connected to GND, forming a standard low-side switch configuration for the LED driver circuit. | </details> <details> <summary><b>D2</b> - 4560-0045 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4560-0045) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A | ANODE | GPIO_LED_CONTROL | ✅ | Anode is connected to GPIO_LED_CONTROL net, which is driven from +VCC through current-limiting resistor R746 (470Ω) and controlled by MOSFET Q105. The LED turns on when Q105 is off and turns off when Q105 shunts the current to ground. | | C | CATHODE | GND | ✅ | Cathode is correctly connected to GND, completing the LED current path and providing proper LED polarity. | </details> <details> <summary><b>D1</b> - 4560-0045 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4560-0045) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A | ANODE | +PS_5VSB | ✅ | Anode connected to +PS_5VSB through current limiting resistor R148 to ground. This LED serves as the adaptor power indicator. | | C | CATHODE | PWR_LEDR | ✅ | Cathode connected to PWR_LEDR net, which connects through current limiting resistor R148 to ground. | </details> <details> <summary><b>D13</b> - 4.3V Zener ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4620-0026) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A | ANODE | GND | ✅ | Anode pin connected to GND. This is the correct orientation for a zener diode used as a voltage reference clamp in the overvoltage protection circuit. | | C | CATHODE | $22N2300 | ✅ | Cathode pin connected to $22N2300, which is the gate of Q106 (P-channel MOSFET BSS84). The zener clamps this node to 4.3V above ground, creating the voltage reference for the overvoltage protection threshold that triggers at approximately 5.8V input. | </details> <details> <summary><b>Q106</b> - BSS84 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/pdf/datasheet/bss84-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4840-1002) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | D | DC_GATE_ENB | ✅ | Drain pin connected to DC_GATE_ENB, which controls the gate of main power switch U36. When Q106 turns on, it pulls DC_GATE_ENB high to turn off U36. | | G | G | $22N2300 | ✅ | Gate pin connected to $22N2300, which is clamped to 4.3V by zener D13 and driven through R855 from $22N1502. This provides the control voltage for the protection circuit. | | S | S | $22N1502 | ✅ | Source pin connected to $22N1502, which is the filtered DC input voltage. This is correct for a P-channel MOSFET in high-side configuration. | </details> <details> <summary><b>Q103</b> - SISA18ADN-T1-GE3 ❌</summary> DRCY flagged 2 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://www.vishay.com/docs/63259/sisa18adn.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4820-0071) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | S1 | +5VSB | ❌ | <details><summary>CRITICAL ERROR: Pin 1 is labeled as Source (S1) in the schematic but is actually the Gate terminal per the datasheet. This pin should be connected to the control signal 5VSB_LSENB, not the output voltage +5VSB.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="26.71,59.19,34.21,66.69" aspect-ratio="1.29" } <ul><li>Pin 1 is connected to net +5VSB and labeled as S1 (Source) in the schematic <em>(from schematic)</em></li><li>According to the SiSA18ADN datasheet for PowerPAK 1212-8 package, pin 1 is the Gate (G) terminal, not a Source terminal <em>(from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">4820-0071</a>, page 1)</em></li><li>The datasheet clearly shows: Pin 1 = G (Gate), Pin 2 = S (Source), Pin 3 = S (Source), Pin 4 = S (Source), Pins 5-8 = D (Drain) <em>(from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">4820-0071</a>, page 1)</em></li><li>With pin 1 incorrectly connected to +5VSB instead of the control signal, the MOSFET gate is tied to the output voltage, preventing proper switching control <em>(reasoning)</em></li><li>The correct connection should have pin 1 (Gate) connected to the control signal 5VSB_LSENB, which is currently connected to pin 4 <em>(reasoning)</em></li><li>This represents a pin assignment error where pins 1 and 4 have been swapped in the component footprint or schematic symbol <em>(reasoning)</em></li></ul></details> | | 4 | G | 5VSB_LSENB | ❌ | <details><summary>CRITICAL ERROR: This pin is labeled as Gate (G) in the schematic but is actually a Source pin per the datasheet. It should be connected to +5VSB along with pins 2 and 3, not to the control signal 5VSB_LSENB.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="25.35,57.42,32.85,64.92" aspect-ratio="1.29" } <ul><li>Pin 4 is connected to net 5VSB_LSENB in the schematic <em>(from schematic)</em></li><li>The schematic labels pin 4 as G (Gate terminal) <em>(from schematic)</em></li><li>Per the datasheet, pin 4 is a Source (S) terminal, not the Gate <em>(from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">4820-0071</a>, page 1)</em></li><li>The datasheet clearly shows in the top view diagram: Pin 4 = S (Source) <em>(from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">4820-0071</a>, page 1)</em></li><li>With the current incorrect connection, the control signal 5VSB_LSENB is connected to a source pin instead of the gate <em>(reasoning)</em></li><li>5VSB_LSENB is driven by Q14 and pulled up to +10V through R324 (100K), intended to provide gate drive voltage <em>(from schematic)</em></li><li>The correct connection should have pin 1 (actual Gate per datasheet) connected to 5VSB_LSENB for proper gate control <em>(reasoning)</em></li></ul></details> | | 2 | S2 | +5VSB | ✅ | Pins 2 and 3 are correctly identified as Source terminals and properly connected to the +5VSB output rail according to the datasheet pinout. However, the overall circuit will not function due to the gate/source pin swap between pins 1 and 4. | | 3 | S3 | +5VSB | ✅ | Pins 2 and 3 are correctly identified as Source terminals and properly connected to the +5VSB output rail according to the datasheet pinout. However, the overall circuit will not function due to the gate/source pin swap between pins 1 and 4. | | 5 | D1 | +PS_5VSB | ✅ | Drain pins are correctly connected to +PS_5VSB, which should be the input power rail for this high-side N-channel switch. However, the gate and source pin errors prevent the circuit from functioning properly. | | 6 | D2 | +PS_5VSB | ✅ | Drain pins are correctly connected to +PS_5VSB, which should be the input power rail for this high-side N-channel switch. However, the gate and source pin errors prevent the circuit from functioning properly. | | 7 | D3 | +PS_5VSB | ✅ | Drain pins are correctly connected to +PS_5VSB, which should be the input power rail for this high-side N-channel switch. However, the gate and source pin errors prevent the circuit from functioning properly. | | 8 | D4 | +PS_5VSB | ✅ | Drain pins are correctly connected to +PS_5VSB, which should be the input power rail for this high-side N-channel switch. However, the gate and source pin errors prevent the circuit from functioning properly. | </details> <details> <summary><b>U36</b> - IRF9321 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.umw-ic.com/static/pdf/b379d167af492bcd72ba51c793d83236.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/132-0004414) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | S1 | $22N1502 | ✅ | Source pins correctly connected to $22N1502 net, which is the output of the high-side P-channel switch feeding the DC input path through ferrite beads L13 and L12. | | 2 | S2 | $22N1502 | ✅ | Source pins correctly connected to $22N1502 net, which is the output of the high-side P-channel switch feeding the DC input path through ferrite beads L13 and L12. | | 3 | S3 | $22N1502 | ✅ | Source pins correctly connected to $22N1502 net, which is the output of the high-side P-channel switch feeding the DC input path through ferrite beads L13 and L12. | | 4 | G | DC_GATE_ENB | ✅ | Gate pin correctly connected to DC_GATE_ENB, which is the control signal from the protection circuit that turns off U36 when overvoltage is detected. | | 5 | D1 | +PS_5VSB | ✅ | Drain pins correctly connected to +PS_5VSB, which is the 5V standby input power rail that U36 switches to the output. | | 6 | D2 | +PS_5VSB | ✅ | Drain pins correctly connected to +PS_5VSB, which is the 5V standby input power rail that U36 switches to the output. | | 7 | D3 | +PS_5VSB | ✅ | Drain pins correctly connected to +PS_5VSB, which is the 5V standby input power rail that U36 switches to the output. | | 8 | D4 | +PS_5VSB | ✅ | Drain pins correctly connected to +PS_5VSB, which is the 5V standby input power rail that U36 switches to the output. | </details> <details> <summary><b>Q14</b> - 2N7002K ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/132-0004419) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | 5VSB_LSENB | ✅ | Drain pin correctly connected to 5VSB_LSENB, which is the load being switched to control Q103's gate drive voltage. | | G | GATE | 5VSB_GATE | ✅ | Gate pin correctly connected to 5VSB_GATE, which is the control signal derived from 5VSB_CTRL through resistor R323. | | S | SOURCE | GND | ✅ | Source pin correctly connected to GND, which is the proper configuration for an N-channel low-side switch. | </details> <details> <summary><b>Q104</b> - 4820-0071 ❌</summary> DRCY flagged 1 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://www.vishay.com/docs/63259/sisa18adn.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4820-0071) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | S1 | +3VSB | ❌ | <details><summary>Gate and Source pins are incorrectly swapped in the schematic symbol. Pin 1 is labeled as S1 (Source) but should be Gate per datasheet; Pin 4 is labeled as G (Gate) but should be Source per datasheet. This critical error will prevent the MOSFET from functioning.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="26.71,77.42,34.21,84.92" aspect-ratio="1.29" } <ul><li>Pin 1 in the schematic is labeled as S1 (Source) and connects to net +3VSB <em>(from schematic)</em></li><li>Pin 4 in the schematic is labeled as G (Gate) and connects to net +3VSB_EN <em>(from schematic)</em></li><li>According to the datasheet, Pin 1 is the Gate terminal in the PowerPAK 1212-8 package <em>(from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">4820-0071</a>, page 1)</em></li><li>According to the datasheet, Pin 4 is a Source terminal in the PowerPAK 1212-8 package <em>(from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">4820-0071</a>, page 1)</em></li><li>The schematic symbol has pins 1 and 4 swapped relative to the physical package pinout <em>(reasoning)</em></li><li>With this incorrect assignment, the physical gate pin (pin 1) would be connected to the +3VSB output, and the physical source pin (pin 4) would be connected to the +3VSB_EN enable signal <em>(reasoning)</em></li><li>This would short the gate to the source through the +3VSB net, preventing the MOSFET from turning on regardless of the enable signal state <em>(reasoning)</em></li><li>The enable signal would be connected to a source pin rather than the gate, providing no control over the MOSFET <em>(reasoning)</em></li><li>The correct assignment should be: Pin 1 = Gate (connected to +3VSB_EN), Pin 4 = Source (connected to +3VSB) <em>(reasoning)</em></li></ul></details> | | 4 | G | +3VSB_EN | ❌ | <details><summary>Gate and Source pins are incorrectly swapped in the schematic symbol. Pin 1 is labeled as S1 (Source) but should be Gate per datasheet; Pin 4 is labeled as G (Gate) but should be Source per datasheet. This critical error will prevent the MOSFET from functioning.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="25.35,75.65,32.85,83.15" aspect-ratio="1.29" } <ul><li>Pin 1 in the schematic is labeled as S1 (Source) and connects to net +3VSB <em>(from schematic)</em></li><li>Pin 4 in the schematic is labeled as G (Gate) and connects to net +3VSB_EN <em>(from schematic)</em></li><li>According to the datasheet, Pin 1 is the Gate terminal in the PowerPAK 1212-8 package <em>(from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">4820-0071</a>, page 1)</em></li><li>According to the datasheet, Pin 4 is a Source terminal in the PowerPAK 1212-8 package <em>(from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">4820-0071</a>, page 1)</em></li><li>The schematic symbol has pins 1 and 4 swapped relative to the physical package pinout <em>(reasoning)</em></li><li>With this incorrect assignment, the physical gate pin (pin 1) would be connected to the +3VSB output, and the physical source pin (pin 4) would be connected to the +3VSB_EN enable signal <em>(reasoning)</em></li><li>This would short the gate to the source through the +3VSB net, preventing the MOSFET from turning on regardless of the enable signal state <em>(reasoning)</em></li><li>The enable signal would be connected to a source pin rather than the gate, providing no control over the MOSFET <em>(reasoning)</em></li><li>The correct assignment should be: Pin 1 = Gate (connected to +3VSB_EN), Pin 4 = Source (connected to +3VSB) <em>(reasoning)</em></li></ul></details> | | 2 | S2 | +3VSB | ✅ | Source pins S2 and S3 are correctly assigned and connected to the +3VSB output net, providing proper source connections for this high-side N-channel MOSFET switch. | | 3 | S3 | +3VSB | ✅ | Source pins S2 and S3 are correctly assigned and connected to the +3VSB output net, providing proper source connections for this high-side N-channel MOSFET switch. | | 5 | D1 | +PS_3VSB | ✅ | Drain pins are correctly assigned and connected to +PS_3VSB input power supply. | | 6 | D2 | +PS_3VSB | ✅ | Drain pins are correctly assigned and connected to +PS_3VSB input power supply. | | 7 | D3 | +PS_3VSB | ✅ | Drain pins are correctly assigned and connected to +PS_3VSB input power supply. | | 8 | D4 | +PS_3VSB | ✅ | Drain pins are correctly assigned and connected to +PS_3VSB input power supply. | </details> <details> <summary><b>Q11</b> - 132-0004419 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/132-0004419) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | +3VSB_EN | ✅ | Drain is correctly connected to +3VSB_EN net, which serves as the gate drive signal for Q104. | | G | GATE | +3VSB_EN_L | ✅ | Gate is correctly connected to +3VSB_EN_L control signal, which is driven by Q4 collector. | | S | SOURCE | GND | ✅ | Source is correctly connected to GND, providing the reference for the gate drive. | </details> <details> <summary><b>Q4</b> - 132-0004420 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://diotec.com/request/datasheet/mmbt3904.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/132-0004420) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | B | BASE | S5_ENBL | ✅ | Base is correctly connected to S5_ENBL signal through pull-up resistor R133 to +V1P8A. | | C | COLLECTOR | +3VSB_EN_L | ✅ | Collector is correctly connected to +3VSB_EN_L, which drives the gate of Q11 through pull-up resistor R321. | | E | EMITTER | GND | ✅ | Emitter is correctly connected to GND, providing the reference for the base-emitter junction. | </details> <details> <summary><b>L3</b> - 125-0004501 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/125-0004501) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PS3VSB_PHASE | ✅ | Inductor pin 1 correctly connected to PS3VSB_PHASE switching node from U13 SW outputs, forming the standard buck converter topology. | | 2 | 2 | +PS_3VSB | ✅ | Inductor pin 2 correctly connected to +PS_3VSB output rail with adequate output capacitors. | </details> <details> <summary><b>U13</b> - NB670GQ ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.monolithicpower.com/en/documentview/productdocument/index/version/2/document_type/Datasheet/lang/en/sku/NB670/document_id/6379) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004416) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VIN | PS5VSB_VIN | ✅ | VIN pin correctly connected to PS5VSB_VIN with proper input filtering through parallel ferrite beads FB1 and FB11, and adequate input decoupling capacitors. | | 2 | PGND | GND | ✅ | PGND pin correctly connected to GND plane for power ground return path. | | 3 | N/C | | ✅ | N/C pin correctly left unconnected as specified in datasheet. | | 4 | PG | +PS_3VSB_PG | ✅ | PG pin correctly connected to +PS_3VSB_PG with 100kΩ pull-up resistor R119 to PS3_VCC, matching datasheet recommendation for open-drain power good output. | | 5 | CLK | $22N1411 | ✅ | CLK pin correctly connected to charge pump circuit using capacitors C72 and C283 with diode arrays Q2 and Q9 to generate approximately 10V output. | | 6 | LDO | PS3_LDO | ✅ | LDO pin correctly connected to PS3_LDO with 10µF decoupling capacitor C95, exceeding the minimum 4.7µF requirement. | | 7 | VOUT | +PS_3VSB | ✅ | VOUT pin correctly connected to +PS_3VSB output rail with adequate output capacitors (110µF total) and output inductor L3. | | 8 | SW1 | PS3VSB_PHASE | ✅ | SW pins correctly connected together to PS3VSB_PHASE switching node, which connects to output inductor L3 and bootstrap circuit components C306 and R291. | | 9 | SW2 | PS3VSB_PHASE | ✅ | SW pins correctly connected together to PS3VSB_PHASE switching node, which connects to output inductor L3 and bootstrap circuit components C306 and R291. | | 15 | SW3 | PS3VSB_PHASE | ✅ | SW pins correctly connected together to PS3VSB_PHASE switching node, which connects to output inductor L3 and bootstrap circuit components C306 and R291. | | 16 | SW4 | PS3VSB_PHASE | ✅ | SW pins correctly connected together to PS3VSB_PHASE switching node, which connects to output inductor L3 and bootstrap circuit components C306 and R291. | | 10 | BST | PS3_BST | ✅ | BST pin correctly connected to bootstrap circuit with 100nF capacitor C306 and 4.7Ω damping resistor R291 between BST and SW pins. | | 11 | VCC | PS3_VCC | ✅ | VCC pin correctly connected to PS3_VCC with 1µF decoupling capacitor C97, meeting the minimum requirement. Also serves as pull-up voltage for PG pin through R119. | | 12 | ENLDO | | ✅ | ENLDO pin correctly left floating, which enables the LDO and VCC per the internal pull-up as specified in datasheet. | | 13 | EN | PS3_EN | ✅ | EN pin correctly connected to PS3_EN with 499kΩ pull-up resistor R109 to PS5VSB_VIN for automatic start-up. Optional noise filtering capacitor C85 is DNI. | | 14 | AGND | GND | ✅ | AGND pin correctly connected to GND plane for analog ground reference. | </details> <details> <summary><b>FB11</b> - 126-0004457 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/126-0004457) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +PS_5VSB | ✅ | Ferrite bead pin 1 correctly connected to +PS_5VSB main power rail. FB11 is in parallel with FB1 to provide combined 6A current rating. | | 2 | 2 | PS5VSB_VIN | ✅ | Ferrite bead pin 2 correctly connected to PS5VSB_VIN, providing EMI filtering to U13 input with adequate current rating when combined with parallel FB1. | </details> <details> <summary><b>FB1</b> - 126-0004457 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/126-0004457) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +PS_5VSB | ✅ | Ferrite bead pin 1 correctly connected to +PS_5VSB main power rail. FB1 is in parallel with FB11 to provide combined 6A current rating. | | 2 | 2 | PS5VSB_VIN | ✅ | Ferrite bead pin 2 correctly connected to PS5VSB_VIN, providing EMI filtering to U13 input with adequate current rating when combined with parallel FB11. | </details> <details> <summary><b>U35</b> - NCT3012S-X ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004417) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | DeepS5_Sel | S5_SEL | ✅ | DeepS5_Sel pin connected to S5_SEL net with 2.2K pull-up to +PS_5VSB. This appears to be a configuration input for Deep S5 mode selection. | | 2 | VSB | +PS_5VSB | ✅ | VSB pin connected to +PS_5VSB power rail with proper decoupling capacitors. This is the standby power supply input for the IC. | | 3 | PS_IN# | PB_RES | ✅ | PS_IN# pin connected to PB_RES net, which connects through 33 ohm series resistor to FP_PWRBTN. This is the power button input with current limiting protection. | | 4 | SLP_S5# | SLP_S4_L | ✅ | SLP_S5# pin connected to SLP_S4_L net. The pin name suggests S5 sleep state monitoring, but it's connected to S4 sleep state signal, which may be intentional for the system's sleep state management. | | 5 | SDA | DDR_SMB_DATA | ✅ | SDA pin connected to DDR_SMB_DATA for I2C/SMBus data communication, likely for DDR memory presence detection or configuration. | | 6 | SCLK | DDR_SMB_CLK | ✅ | SCLK pin connected to DDR_SMB_CLK for I2C/SMBus clock signal, paired with SDA for communication. | | 7 | PS_OUT# | PS_OUT_L | ✅ | PS_OUT# pin connected to PS_OUT_L net. R289 (1K to +PS_3VSB) is DNI, so the pin drives PS_OUT_L directly without external pull-up. | | 8 | SYS5VSB_OFF | 5VSB_CTRL | ✅ | SYS5VSB_OFF pin connected to 5VSB_CTRL net with 1K pull-up to +PS_5VSB. This output controls 5VSB system enable and EuP functionality. | | 9 | GND | GND | ✅ | GND pin connected to ground plane. Standard ground connection for the IC. | </details> <details> <summary><b>D6</b> - BAT54A-S ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/130-0004403) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +PS_3VSB_PG | ✅ | Anode 1 connected to +PS_3VSB_PG (power good signal from 3VSB regulator). Part of OR-ing diode configuration. | | 2 | 2 | +3VSB_EN | ✅ | Anode 2 connected to +3VSB_EN (enable signal for 3VSB rail). Part of OR-ing diode configuration. | | 3 | 3 | PMC_RSMRST | ✅ | Common cathode connected to PMC_RSMRST (reset signal to platform management controller). Creates OR function allowing either power good or enable signal to assert reset. | </details> <details> <summary><b>Q7</b> - 2N7002K ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/132-0004419) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | SYS_EN_GATE | ✅ | Drain connected to SYS_EN_GATE net, which controls Q12's gate and is pulled high to +10V through R142 (33K) when Q7 is OFF. | | G | GATE | SLP_S3_L | ✅ | Gate connected to SLP_S3_L net, which is a sleep control signal (active low) that controls Q7's switching. | | S | SOURCE | GND | ✅ | Source connected to GND, which is the correct configuration for an N-channel MOSFET low-side switch. | </details> <details> <summary><b>Q10</b> - 2N7002K ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/132-0004419) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | S5_ENBL | ✅ | Drain connected to S5_ENBL net, which is pulled high to +V1P8A (1.8V) through R133 (10K) when Q10 is OFF, and controls Q4 base. | | G | GATE | 5VSB_CTRL | ✅ | Gate connected to 5VSB_CTRL net from U35 pin 8, which controls EuP functionality (EuP Enable when high, EuP Disable when low). | | S | SOURCE | GND | ✅ | Source connected to GND, which is the correct configuration for an N-channel MOSFET low-side switch. | </details> <details> <summary><b>Q12</b> - 2N7002K ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/132-0004419) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | SYS_EN | ✅ | Drain connected to SYS_EN net, which is pulled high to +10V through R340 (100K) when Q12 is OFF, and pulled low when Q12 is ON. | | G | GATE | SYS_EN_GATE | ✅ | Gate connected to SYS_EN_GATE net, which is controlled by Q7 and pulled high to +10V through R142 (33K) when Q7 is OFF. | | S | SOURCE | GND | ✅ | Source connected to GND, which is the correct configuration for an N-channel MOSFET low-side switch. | </details> <details> <summary><b>Q13</b> - 132-0004421 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/7466/RXR035N03.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/132-0004421) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | +5VSB | ✅ | Drain is connected to +5VSB (5V standby power rail). This is the input power source for the high-side switch. | | G | GATE | SYS_EN | ✅ | Gate is connected to SYS_EN control signal. This signal is pulled up to +10V through R340 (100K) and can be pulled low by Q12 to control the switch. | | S | SOURCE | +VCC | ✅ | Source is connected to +VCC output rail. This is the switched output that provides power to downstream circuits when the MOSFET is enabled. | </details> <details> <summary><b>Q6</b> - 132-0004421 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/7466/RXR035N03.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/132-0004421) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | +3VSB | ✅ | Drain is connected to +3VSB (3.3V standby power rail). This is the input power source for the high-side switch. | | G | GATE | SYS_EN | ✅ | Gate is connected to SYS_EN control signal. This signal is pulled up to +10V through R340 (100K) and can be pulled low by Q12 to control the switch. | | S | SOURCE | +VCC3 | ✅ | Source is connected to +VCC3 output rail. This is the switched output that provides power to downstream circuits when the MOSFET is enabled. | </details> <details> <summary><b>Q2</b> - BAV99-7-F-S-X ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/130-0004413) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | A1 | +PS_5VSB | ✅ | Anode 1 connected to +PS_5VSB rail. This diode provides high-side clamping for the protection network. | | 2 | A2 | $22N1417 | ✅ | Anode 2 connected to intermediate node $22N1417. This node is shared with Q9 pin 1 and decoupled to ground through C71. | | 3 | C | $22N1419 | ✅ | Common cathode connected to net $22N1419. This node is AC-coupled to the CLK signal through C72. | </details> <details> <summary><b>Q9</b> - BAV99-7-F-S-X ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/130-0004413) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | A1 | $22N1417 | ✅ | Anode 1 connected to intermediate node $22N1417. This node is shared with Q2 pin 2 and provides the connection point between the two clamping stages. | | 2 | A2 | +10V | ✅ | Anode 2 connected to +10V rail. This diode provides high-side clamping to the boosted 10V supply. | | 3 | C | $22N1467 | ✅ | Common cathode connected to net $22N1467. This node is AC-coupled to the CLK signal through C283. | </details> <details> <summary><b>U25</b> - NCP81109GMNTXG ❌</summary> DRCY flagged 1 potential issues in this component. ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NCP81109GMNTXG) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 10 | SW1 | $23N3731 | ❌ | <details><summary>SW1 pin is connected to net $23N3731 which feeds the bootstrap capacitor C50 but is isolated from the main output switch node VCORE-SW. This configuration is incorrect as it prevents phase 1 from contributing to the output.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="b412abe41fc6123431ae" diff-visibility="full" variant="default" view-coords="37.39,50.95,44.89,58.45" aspect-ratio="1.29" } <ul><li>Pin 10 (SW1) is connected to net $23N3731 <em>(from schematic)</em></li><li>Net $23N3731 connects to C50 pin 2 (bootstrap capacitor) <em>(from schematic)</em></li><li>C50 pin 1 connects through R154 to pin 8 (BST), forming a bootstrap circuit <em>(from schematic)</em></li><li>Pins 18, 25-29 (SW2-SW7) and pin 51 (SW_PAD) are all connected to VCORE-SW <em>(from schematic)</em></li><li>VCORE-SW connects to inductor L18 which connects to the +VCORE output <em>(from schematic)</em></li><li>SW1 is isolated from VCORE-SW and has no path to the output <em>(from schematic)</em></li><li>In a multiphase buck converter, all switch node pins should connect to the output either directly (parallel phases) or through individual phase inductors <em>(reasoning)</em></li><li>The bootstrap circuit requires the switch node to be actively switching and connected to the output to charge the bootstrap capacitor properly <em>(reasoning)</em></li><li>With SW1 isolated from VCORE-SW, phase 1 cannot contribute output current and the bootstrap circuit may not function correctly <em>(reasoning)</em></li><li>SW1 should be connected to VCORE-SW like the other switch nodes (SW2-SW7) to enable proper multiphase operation <em>(reasoning)</em></li></ul></details> | | 1 | VRHOT | VR_HOT_L | ✅ | VRHOT pin is connected to VR_HOT_L net for thermal alert signaling. | | 2 | SDIO | $23N2429 | ✅ | SDIO pin is connected to SVID_DATA-R through series resistor R80 (16.9 ohm) for SVID communication. | | 3 | ALERT | $23N2431 | ✅ | ALERT pin is connected to SVID_ALERT-R through series resistor R62 (0 ohm) for SVID alert signaling. | | 4 | SCLK | $23N2430 | ✅ | SCLK pin is connected to SVID_CLK-R through series resistor R81 (20 ohm) for SVID clock. | | 5 | GND | AGND-VCORE | ✅ | GND pin is correctly connected to AGND-VCORE analog ground plane. | | 6 | VR_RDY | $23N3753 | ✅ | VR_RDY pin is connected to VCORE_PG through series resistor R79 (0 ohm) for power good signaling. | | 7 | VIN1 | +5VSB_SW | ✅ | All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply. | | 11 | VIN2 | +5VSB_SW | ✅ | All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply. | | 12 | VIN3 | +5VSB_SW | ✅ | All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply. | | 13 | VIN4 | +5VSB_SW | ✅ | All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply. | | 14 | VIN5 | +5VSB_SW | ✅ | All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply. | | 15 | VIN6 | +5VSB_SW | ✅ | All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply. | | 16 | VIN7 | +5VSB_SW | ✅ | All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply. | | 17 | VIN8 | +5VSB_SW | ✅ | All VIN pins (VIN1-VIN8) are correctly connected to +5VSB_SW input supply. | | 8 | BST | $23N3711 | ✅ | BST pin is connected to bootstrap capacitor C50 through series resistor R154 (2.2 ohm), with C50 referenced to SW1. | | 9 | GH | | ✅ | GH pin (high-side gate driver output) is connected but net name is not shown in the schematic. | | 18 | SW2 | VCORE-SW | ✅ | Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output. | | 25 | SW3 | VCORE-SW | ✅ | Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output. | | 26 | SW4 | VCORE-SW | ✅ | Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output. | | 27 | SW5 | VCORE-SW | ✅ | Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output. | | 28 | SW6 | VCORE-SW | ✅ | Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output. | | 29 | SW7 | VCORE-SW | ✅ | Switch node pins SW2-SW7 are correctly connected together to VCORE-SW output. | | 19 | PGND1 | GND | ✅ | Power ground pins PGND1-PGND6 are correctly connected to main GND plane. | | 20 | PGND2 | GND | ✅ | Power ground pins PGND1-PGND6 are correctly connected to main GND plane. | | 21 | PGND3 | GND | ✅ | Power ground pins PGND1-PGND6 are correctly connected to main GND plane. | | 22 | PGND4 | GND | ✅ | Power ground pins PGND1-PGND6 are correctly connected to main GND plane. | | 23 | PGND5 | GND | ✅ | Power ground pins PGND1-PGND6 are correctly connected to main GND plane. | | 24 | PGND6 | GND | ✅ | Power ground pins PGND1-PGND6 are correctly connected to main GND plane. | | 30 | GL | | ✅ | GL pin (low-side gate driver output) is connected but net name is not shown in the schematic. | | 31 | VBOOT | $23N3477 | ✅ | VBOOT pin is connected to AGND-VCORE through R70 (88.7K) to set boot voltage to 1.1V. | | 32 | GND1 | AGND-VCORE | ✅ | GND1 pin is correctly connected to AGND-VCORE analog ground plane. | | 33 | VCCP | $23N3625 | ✅ | VCCP pin is connected to +5VSB through R845 (1.00 ohm) with decoupling capacitor C48 (4.7uF). | | 34 | TSENSE | $23N3665 | ✅ | TSENSE pin is connected to thermistor network with TH2 (100K) and R131 (14K) for temperature monitoring. | | 35 | IMAX | $23N3681 | ✅ | IMAX pin is connected to AGND-VCORE through R105 (44.2K) to set maximum current limit. | | 36 | IOUT | $23N3683 | ✅ | IOUT pin is connected to AGND-VCORE through R146 (16.5K) with filtering capacitor C47 (470pF) for output current monitoring. | | 37 | ILIM | VCORE-ILIM | ✅ | ILIM pin is connected to VCORE-ILIM, which connects to VCORE-CSCOMP through R95 (15K) for current limit setting. | | 38 | CSCOMP | VCORE-CSCOMP | ✅ | CSCOMP pin is connected to current sense compensation network with capacitors C39, C40 and resistors for current loop stability. | | 39 | CSSUM | VCORE-CSSUM | ✅ | CSSUM pin is connected to current sense sum network for DCR current sensing through the output inductor. | | 40 | CSREF | VCORE-CSREF | ✅ | CSREF pin is connected to current sense reference network for DCR current sensing. | | 41 | FREQ | $23N2930 | ✅ | FREQ pin is connected to AGND-VCORE through R93 (18.7K) to set switching frequency to 650kHz. | | 42 | COMP | VCORE-COMP | ✅ | COMP pin is connected to voltage loop compensation network with Type III compensation. | | 43 | FB | VCORE-FB | ✅ | FB pin is connected to feedback network with resistor divider and compensation components. | | 44 | DIFFOUT | VCORE-DIFFOUT | ✅ | DIFFOUT pin is connected to differential amplifier output network with R89 and R90. | | 45 | VSN | VR-VCORE-VSN | ✅ | VSN pin is connected to remote sense negative input through R65 (10 ohm) from VSS_SENSE. | | 46 | VSP | VR-VCORE-VSP | ✅ | VSP pin is connected to remote sense positive input through R92 (100 ohm) from +VCORE. | | 47 | VCC | $23N3860 | ✅ | VCC pin is connected to +5VSB through R166 (2.2 ohm) with decoupling capacitor C24 (1.0uF). | | 48 | EN | $23N5607 | ✅ | EN pin is connected to enable circuit with pull-up through R849 (0 ohm) to +VCC and pull-down R851 (10K) to GND. | | 49 | GND_PAD | AGND-VCORE | ✅ | GND_PAD is correctly connected to AGND-VCORE analog ground plane. | | 50 | VIN_PAD | +5VSB_SW | ✅ | VIN_PAD is correctly connected to +5VSB_SW input supply. | | 51 | SW_PAD | VCORE-SW | ✅ | SW_PAD is correctly connected to VCORE-SW switch node output. | </details> <details> <summary><b>C24</b> - 2222-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2222-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3860 | ✅ | Decoupling capacitor for VCC pin of U25. | | 2 | 2 | AGND-VCORE | ✅ | Decoupling capacitor for VCC pin of U25. | </details> <details> <summary><b>R166</b> - 1130-0234 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1130-0234) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Series resistor between +5VSB supply and VCC pin of U25 for isolation and current limiting. | | 2 | 2 | $23N3860 | ✅ | Series resistor between +5VSB supply and VCC pin of U25 for isolation and current limiting. | </details> <details> <summary><b>R93</b> - 1120-0351 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0351) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N2930 | ✅ | Frequency setting resistor connected to FREQ pin to set switching frequency to 650kHz. | | 2 | 2 | AGND-VCORE | ✅ | Frequency setting resistor connected to FREQ pin to set switching frequency to 650kHz. | </details> <details> <summary><b>R37</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Zero-ohm jumper connecting analog ground (AGND-VCORE) to main ground (GND) for star grounding. | | 2 | 2 | AGND-VCORE | ✅ | Zero-ohm jumper connecting analog ground (AGND-VCORE) to main ground (GND) for star grounding. | </details> <details> <summary><b>R70</b> - 1120-0289 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0289) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3477 | ✅ | Boot voltage setting resistor connected to VBOOT pin to set boot voltage to 1.1V. | | 2 | 2 | AGND-VCORE | ✅ | Boot voltage setting resistor connected to VBOOT pin to set boot voltage to 1.1V. | </details> <details> <summary><b>C50</b> - 2222-0008 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2222-0008) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3733 | ✅ | Bootstrap capacitor connected between BST pin (through R154) and SW1 pin. | | 2 | 2 | $23N3731 | ✅ | Bootstrap capacitor connected between BST pin (through R154) and SW1 pin. | </details> <details> <summary><b>R154</b> - 1130-0234 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1130-0234) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3711 | ✅ | Series resistor in bootstrap circuit between BST pin and bootstrap capacitor C50. | | 2 | 2 | $23N3733 | ✅ | Series resistor in bootstrap circuit between BST pin and bootstrap capacitor C50. | </details> <details> <summary><b>L18</b> - 3120-0266 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3120-0266) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-SW | ✅ | Pin 1 connects to VCORE-SW, the switching node of the buck converter. This is the correct connection for the inductor input in a buck topology. | | 2 | 2 | +VCORE | ✅ | Pin 2 connects to +VCORE, the regulated output voltage. This is the correct connection for the inductor output in a buck topology. | </details> <details> <summary><b>SP3</b> - 999-0000005 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/999-0000005) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-SW | ✅ | Pin 1 connects to VCORE-SW, the switching node. This connection is part of the inductor current sensing network. | | 2 | 2 | $23N3209 | ✅ | Pin 2 connects to $23N3209, which connects through R107 to VCORE-CSSUM. This forms part of the DCR current sensing network for measuring inductor current. | </details> <details> <summary><b>L8</b> - 3120-0183 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3120-0183) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Pin 1 connects to +5VSB, the input supply. This is correct for an input filter inductor. | | 2 | 2 | +5VSB_SW | ✅ | Pin 2 connects to +5VSB_SW, the filtered input to the controller. This is correct for an input filter inductor. | </details> <details> <summary><b>SP4</b> - 999-0000005 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/999-0000005) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCORE | ✅ | Pin 1 connects to +VCORE, the output voltage. This connection is part of the inductor current sensing network. | | 2 | 2 | $23N3208 | ✅ | Pin 2 connects to $23N3208, which connects through R108 to VCORE-CSREF. This completes the differential current sensing network by providing the reference voltage. | </details> <details> <summary><b>R88</b> - 1120-0032 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0032) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N2824 | ✅ | Connected to intermediate compensation node $23N2824, which connects to C37. Forms part of Type III compensation network with R88 and C37 creating a pole-zero pair. | | 2 | 2 | VCORE-FB | ✅ | Connected to VCORE-FB (U25 pin 43), completing the compensation network path from COMP through C37 and R88 to FB. | </details> <details> <summary><b>R89</b> - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-FB | ✅ | Connected to VCORE-FB, providing connection between feedback pin and differential output network. | | 2 | 2 | VCORE-DIFFOUT | ✅ | Connected to VCORE-DIFFOUT (U25 pin 44), forming part of differential amplifier network with R90 and C36. | </details> <details> <summary><b>R90</b> - 1121-0025 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0025) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N2818 | ✅ | Connected to intermediate node $23N2818, which connects to C36. Forms part of differential amplifier or damping network. | | 2 | 2 | VCORE-DIFFOUT | ✅ | Connected to VCORE-DIFFOUT (U25 pin 44), providing low-impedance path from differential output. | </details> <details> <summary><b>C35</b> - 2220-0002 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2220-0002) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-COMP | ✅ | Connected to VCORE-COMP (U25 pin 42), providing high-frequency compensation path. | | 2 | 2 | VCORE-FB | ✅ | Connected to VCORE-FB (U25 pin 43), completing high-frequency compensation path from COMP to FB. | </details> <details> <summary><b>C36</b> - 2220-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2220-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-FB | ✅ | Connected to VCORE-FB, providing AC coupling in differential amplifier network. | | 2 | 2 | $23N2818 | ✅ | Connected to intermediate node $23N2818, which connects to R90. Forms filter network with R89 and R90. | </details> <details> <summary><b>C37</b> - 2221-0002 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2221-0002) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-COMP | ✅ | Connected to VCORE-COMP (U25 pin 42), forming pole-zero pair with R88 in Type III compensation network. | | 2 | 2 | $23N2824 | ✅ | Connected to intermediate node $23N2824, which connects to R88. Completes pole-zero pair in compensation network. | </details> <details> <summary><b>R95</b> - 1120-0029 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0029) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-ILIM | ✅ | Connected to VCORE-ILIM (U25 pin 37). This resistor connects the current limit pin to the current sense compensation pin, setting the current limit threshold for the DC-DC controller. | | 2 | 2 | VCORE-CSCOMP | ✅ | Connected to VCORE-CSCOMP (U25 pin 38). This pin connects to the current sense compensation network. | </details> <details> <summary><b>R96</b> - 1120-0282 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0282) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-CSCOMP | ✅ | Connected to VCORE-CSCOMP (U25 pin 38). Part of the current sense compensation network. | | 2 | 2 | $23N3115 | ✅ | Connected to intermediate node $23N3115, which connects to R106 and TH1. Part of the current sense compensation network. | </details> <details> <summary><b>R106</b> - 1120-0037 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0037) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3115 | ✅ | Connected to intermediate node $23N3115, which connects to R96 and TH1. Part of the current sense compensation network. | | 2 | 2 | VCORE-CSSUM | ✅ | Connected to VCORE-CSSUM (U25 pin 39). Part of the current sense compensation network. | </details> <details> <summary><b>R107</b> - 1130-0002 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1130-0002) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-CSSUM | ✅ | Connected to VCORE-CSSUM (U25 pin 39). Part of the DCR current sensing network. | | 2 | 2 | $23N3209 | ✅ | Connected to VCORE-SW through SP3. This resistor connects the current sense sum to the switch node, forming part of a DCR current sensing network. | </details> <details> <summary><b>TH1</b> - 3880-0004 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3880-0004) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-CSCOMP | ✅ | Connected to VCORE-CSCOMP (U25 pin 38). The thermistor provides temperature compensation for the DCR current sensing network. | | 2 | 2 | $23N3115 | ✅ | Connected to intermediate node $23N3115 between R96 and R106. Part of the temperature compensation network. | </details> <details> <summary><b>C39</b> - 2220-0025 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2220-0025) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-CSCOMP | ✅ | Connected to VCORE-CSCOMP (U25 pin 38). Provides filtering and compensation for the current sense signal. | | 2 | 2 | VCORE-CSSUM | ✅ | Connected to VCORE-CSSUM (U25 pin 39). Forms part of the compensation network between CSCOMP and CSSUM. | </details> <details> <summary><b>C40</b> - 2221-0002 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2221-0002) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-CSCOMP | ✅ | Connected to VCORE-CSCOMP (U25 pin 38). Provides filtering and compensation for the current sense signal. | | 2 | 2 | VCORE-CSSUM | ✅ | Connected to VCORE-CSSUM (U25 pin 39). Forms part of the compensation network between CSCOMP and CSSUM. | </details> <details> <summary><b>C45</b> - 2220-0035 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2220-0035) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-CSREF | ✅ | Connected to VCORE-CSREF (U25 pin 40). Provides filtering for the current sense reference voltage. | | 2 | 2 | GND | ✅ | Connected to GND. Provides filtering to ground for the current sense reference. | </details> <details> <summary><b>R108</b> - 1120-0022 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0022) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-CSREF | ✅ | Connected to VCORE-CSREF (U25 pin 40). Provides a filtered reference voltage for current sensing. | | 2 | 2 | $23N3208 | ✅ | Connected to +VCORE through SP4. Derives the current sense reference from the output voltage. | </details> <details> <summary><b>R146</b> - 1120-0338 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0338) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3683 | ✅ | Connected to IOUT (U25 pin 36). Sets the gain for output current monitoring. | | 2 | 2 | AGND-VCORE | ✅ | Connected to AGND-VCORE. Provides the return path for the current monitoring circuit. | </details> <details> <summary><b>R105</b> - 1120-0115 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0115) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3681 | ✅ | Connected to IMAX (U25 pin 35). Sets the maximum current threshold. A text note indicates IMAX should be 14A, but this cannot be verified without the U25 datasheet. | | 2 | 2 | AGND-VCORE | ✅ | Connected to AGND-VCORE. Provides the return path for the IMAX setting circuit. | </details> <details> <summary><b>C47</b> - 2220-0025 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2220-0025) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3683 | ✅ | Connected to IOUT (U25 pin 36). Provides filtering for the output current monitoring signal. | | 2 | 2 | AGND-VCORE | ✅ | Connected to AGND-VCORE. Provides filtering to ground for the current monitoring signal. | </details> <details> <summary><b>TH2</b> - 3880-0004 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3880-0004) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3662 | ✅ | Thermistor pin 1 connects to the temperature sensing network node $23N3662, which connects through R78 to the TSENSE pin of U25. The thermistor is in parallel with R131 (14K) to form the temperature sensing circuit. | | 2 | 2 | GND | ✅ | Thermistor pin 2 is correctly connected to GND, completing the temperature sensing circuit. | </details> <details> <summary><b>R78</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3665 | ✅ | 0-ohm jumper connecting the TSENSE pin of U25 (via net $23N3665) to the thermistor sensing network (net $23N3662). This allows for optional population or circuit modification. | | 2 | 2 | $23N3662 | ✅ | 0-ohm jumper connecting the TSENSE pin of U25 (via net $23N3665) to the thermistor sensing network (net $23N3662). This allows for optional population or circuit modification. | </details> <details> <summary><b>R131</b> - 1120-0055 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0055) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3662 | ✅ | 14K resistor configured in parallel with thermistor TH2 between net $23N3662 and GND. This parallel configuration is unusual for temperature sensing but appears to be an intentional design choice, possibly for linearization or limiting the resistance range. | | 2 | 2 | GND | ✅ | 14K resistor configured in parallel with thermistor TH2 between net $23N3662 and GND. This parallel configuration is unusual for temperature sensing but appears to be an intentional design choice, possibly for linearization or limiting the resistance range. | </details> <details> <summary><b>C46</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2222-0016) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3665 | ✅ | 0.1uF filter capacitor on the TSENSE pin, providing noise filtering for the temperature sensing input. Pin 1 connects to the TSENSE signal and pin 2 connects to analog ground. | | 2 | 2 | AGND-VCORE | ✅ | 0.1uF filter capacitor on the TSENSE pin, providing noise filtering for the temperature sensing input. Pin 1 connects to the TSENSE signal and pin 2 connects to analog ground. | </details> <details> <summary><b>R62</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SVID_ALERT-R | ✅ | Pin 1 connects to the external SVID_ALERT-R signal, serving as one side of a 0Ω jumper for the SVID alert line. | | 2 | 2 | $23N2431 | ✅ | Pin 2 connects to the ALERT pin of the NCP81109GMNTXG controller (U25 pin 3) through net $23N2431, completing the 0Ω jumper connection. | </details> <details> <summary><b>R80</b> - 1120-0329 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0329) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SVID_DATA-R | ✅ | Pin 1 connects to the external SVID_DATA-R signal, serving as the source side of a series damping resistor for the SVID data line. | | 2 | 2 | $23N2429 | ✅ | Pin 2 connects to the SDIO pin of the NCP81109GMNTXG controller (U25 pin 2) through net $23N2429, completing the series damping resistor path. | </details> <details> <summary><b>R81</b> - 1120-0099 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0099) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SVID_CLK-R | ✅ | Pin 1 connects to the external SVID_CLK-R signal, serving as the source side of a series damping resistor for the SVID clock line. | | 2 | 2 | $23N2430 | ✅ | Pin 2 connects to the SCLK pin of the NCP81109GMNTXG controller (U25 pin 4) through net $23N2430, completing the series damping resistor path. | </details> <details> <summary><b>R167</b> - 1120-0052 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0052) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC3 | ✅ | Connected to +VCC3 supply rail, providing the pull-up voltage source. | | 2 | 2 | VCORE_PG | ✅ | Connected to VCORE_PG, providing pull-up for the power good signal from the voltage regulator. | </details> <details> <summary><b>D4</b> - BAT54A-S ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BAT54A-S) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_PG | ✅ | Anode 1 connected to VCORE_PG. This pin receives the VCORE power good signal to be OR'd with VGFX_PG. | | 2 | 2 | VGFX_PG | ✅ | Anode 2 connected to VGFX_PG. This pin receives the VGFX power good signal to be OR'd with VCORE_PG. | | 3 | 3 | VCORE_GFX_PG | ✅ | Common cathode connected to VCORE_GFX_PG. This is the OR'd output of the two power good signals. Part number should be verified to ensure common cathode configuration. | </details> <details> <summary><b>R94</b> - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_GFX_PG | ✅ | Connected to VCORE_GFX_PG, the combined power good signal output from the diode OR circuit. | | 2 | 2 | +VCC3 | ✅ | Connected to +VCC3 supply rail, providing pull-up for the combined power good signal. | </details> <details> <summary><b>C25</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2222-0016) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_PG | ✅ | Connected to VCORE_PG for filtering and decoupling of the power good signal. | | 2 | 2 | GND | ✅ | Connected to GND, providing the return path for filtering. | </details> <details> <summary><b>C65</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing the return path for filtering. | | 2 | 2 | VCORE_GFX_PG | ✅ | Connected to VCORE_GFX_PG for filtering and decoupling of the combined power good signal. | </details> <details> <summary><b>R79</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_PG | ✅ | Connected to VCORE_PG, which is the power good signal from the VCORE regulator. | | 2 | 2 | $23N3753 | ✅ | Connected to U25 pin 6 (VR_RDY), linking the power good signal to the voltage regulator controller. | </details> <details> <summary><b>R849</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC | ✅ | Connected to +VCC power rail to provide enable signal source. | | 2 | 2 | $23N5607 | ✅ | Connected to U25 EN pin through net $23N5607, forming part of enable circuit. | </details> <details> <summary><b>R851</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N5607 | ✅ | Connected to U25 EN pin through net $23N5607, providing pull-down function. | | 2 | 2 | GND | ✅ | Connected to GND, completing the pull-down path for the enable circuit. | </details> <details> <summary><b>C433</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2222-0016) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N5607 | ✅ | Connected to U25 EN pin through net $23N5607, providing filtering function. | | 2 | 2 | GND | ✅ | Connected to GND, completing the filter capacitor path. | </details> <details> <summary><b>R92</b> - 1120-0025 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0025) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCORE | ✅ | Connected to +VCORE output rail. This is the positive voltage sense input path for the remote sensing circuit. | | 2 | 2 | VR-VCORE-VSP | ✅ | Connected to VR-VCORE-VSP, which feeds the positive sense input (VSP) of the voltage regulator controller U25. | </details> <details> <summary><b>R65</b> - 1120-0022 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0022) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N2860 | ✅ | Connected to intermediate node $23N2860, which receives signals from both local (R91) and remote (R64) ground sensing paths. | | 2 | 2 | VR-VCORE-VSN | ✅ | Connected to VR-VCORE-VSN, which feeds the negative sense input (VSN) of the voltage regulator controller U25. Note: This creates a 10Ω asymmetry compared to the positive sense path. | </details> <details> <summary><b>R63</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCC_SENSE | ✅ | Connected to VCC_SENSE, which is the remote positive voltage sense point at the load. | | 2 | 2 | VR-VCORE-VSP | ✅ | Connected to VR-VCORE-VSP, providing an alternate low-resistance path to the positive sense input when remote sensing is used. | </details> <details> <summary><b>R91</b> - 1120-0025 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0025) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND. This is the ground reference for the negative voltage sense path. | | 2 | 2 | $23N2860 | ✅ | Connected to intermediate node $23N2860, which feeds through R65 to the negative sense input. | </details> <details> <summary><b>R64</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VSS_SENSE | ✅ | Connected to VSS_SENSE, which is the remote negative (ground) sense point at the load. | | 2 | 2 | $23N2860 | ✅ | Connected to intermediate node $23N2860, providing an alternate path for remote ground sensing. | </details> <details> <summary><b>C48</b> - 2232-0016 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2232-0016) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3625 | ✅ | Connected to net $23N3625 (VCCP supply for U25), providing decoupling for the control power. | | 2 | 2 | GND | ✅ | Connected to GND, completing the decoupling capacitor connection. | </details> <details> <summary><b>R845</b> - 1130-0193 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1130-0193) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Connected to +5VSB power rail, providing input power to the resistor. | | 2 | 2 | $23N3625 | ✅ | Connected to net $23N3625 which feeds U25 pin 33 (VCCP) and is decoupled by C48. | </details> <details> <summary><b>C52</b> - 2240-0005 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2240-0005) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3990 | ✅ | Connected to intermediate node $23N3990 from snubber resistor R168. This is the capacitor input in the RC snubber. | | 2 | 2 | GND | ✅ | Connected to GND. This completes the RC snubber path from switching node to ground. | </details> <details> <summary><b>R168</b> - 1141-0026 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1141-0026) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-SW | ✅ | Connected to VCORE-SW switching node. This is the input side of the RC snubber circuit. | | 2 | 2 | $23N3990 | ✅ | Connected to intermediate node $23N3990 which connects to snubber capacitor C52. This completes the series RC snubber path. | </details> <details> <summary><b>U26</b> - NCP81109GMNTXG ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NCP81109GMNTXG) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VRHOT | VR_HOT_L | ✅ | VRHOT pin connected to VR_HOT_L net for thermal alert output. | | 2 | SDIO | $24N3490 | ✅ | SDIO pin connected through R193 (16.9 ohm) to SVID_DATA-R with pullup R195 (69.8 ohm) to +V1P0S for serial data communication. | | 3 | ALERT | $24N3492 | ✅ | ALERT pin connected through R67 (0 ohm) to SVID_ALERT-R with pullup R196 (69.8 ohm, DNI) to +V1P0S for alert signaling. | | 4 | SCLK | $24N3491 | ✅ | SCLK pin connected through R194 (20.0 ohm) to SVID_CLK-R with pullup R197 (69.8 ohm) to +V1P0S for serial clock. | | 5 | GND | AGND-VGFX | ✅ | GND pin connected to AGND-VGFX analog ground plane, which connects to main GND through R66 (0 ohm). | | 6 | VR_RDY | $24N3598 | ✅ | VR_RDY pin connected through R184 (0 ohm) to VGFX_PG power good signal with pullup R230 (1.91K) to +VCC3. | | 7 | VIN1 | +5VSB_SW | ✅ | VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59). | | 11 | VIN2 | +5VSB_SW | ✅ | VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59). | | 12 | VIN3 | +5VSB_SW | ✅ | VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59). | | 13 | VIN4 | +5VSB_SW | ✅ | VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59). | | 14 | VIN5 | +5VSB_SW | ✅ | VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59). | | 15 | VIN6 | +5VSB_SW | ✅ | VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59). | | 16 | VIN7 | +5VSB_SW | ✅ | VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59). | | 17 | VIN8 | +5VSB_SW | ✅ | VIN1-VIN8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors (C54-C59) and 0.1uF capacitor (C59). | | 8 | BST | $24N3593 | ✅ | BST pin connected through R228 (2.2 ohm) to bootstrap capacitor C186 (0.22uF) which connects to SW1 node for high-side gate driver supply. | | 9 | GH | | ✅ | GH pin is the high-side gate driver output, appears to have no external connection shown (likely internal or connected to external MOSFETs not shown on this page). | | 10 | SW1 | $24N3595 | ✅ | SW1 pin connected to bootstrap capacitor C186 and appears to be the switch node for the bootstrap phase. | | 18 | SW2 | VGFX-SW | ✅ | SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output. | | 25 | SW3 | VGFX-SW | ✅ | SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output. | | 26 | SW4 | VGFX-SW | ✅ | SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output. | | 27 | SW5 | VGFX-SW | ✅ | SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output. | | 28 | SW6 | VGFX-SW | ✅ | SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output. | | 29 | SW7 | VGFX-SW | ✅ | SW2-SW7 pins all connected together to VGFX-SW switch node, which connects through inductor L4 (470nH) to +VGFX output. | | 19 | PGND1 | GND | ✅ | PGND1-PGND6 pins all connected to main GND power ground plane. | | 20 | PGND2 | GND | ✅ | PGND1-PGND6 pins all connected to main GND power ground plane. | | 21 | PGND3 | GND | ✅ | PGND1-PGND6 pins all connected to main GND power ground plane. | | 22 | PGND4 | GND | ✅ | PGND1-PGND6 pins all connected to main GND power ground plane. | | 23 | PGND5 | GND | ✅ | PGND1-PGND6 pins all connected to main GND power ground plane. | | 24 | PGND6 | GND | ✅ | PGND1-PGND6 pins all connected to main GND power ground plane. | | 30 | GL | | ✅ | GL pin is the low-side gate driver output, appears to have no external connection shown (likely internal or connected to external MOSFETs not shown on this page). | | 31 | VBOOT | $24N3564 | ✅ | VBOOT pin connected through R170 (100K) to AGND-VGFX, setting bootstrap voltage reference and I2C address. Text note indicates VBOOT = 1.1V ADDR = 0x1. | | 32 | GND1 | AGND-VGFX | ✅ | GND1 pin connected to AGND-VGFX analog ground plane. | | 33 | VCCP | $24N3578 | ✅ | VCCP pin connected through R846 (1 ohm) to +5VSB for internal charge pump supply, with C185 (4.7uF) decoupling to GND. | | 34 | TSENSE | $24N3584 | ✅ | TSENSE pin connected to temperature sensing network with thermistor TH4 (100K@25C) and resistor divider R226 (14K), filtered by C168 (0.1uF). | | 35 | IMAX | $24N3588 | ✅ | IMAX pin connected through R207 (44.2K) to AGND-VGFX to set maximum current limit. Text note indicates IMAX = 14A. | | 36 | IOUT | $24N3589 | ✅ | IOUT pin connected through R227 (16.5K) to AGND-VGFX for output current monitoring, with C184 (470pF) filtering. | | 37 | ILIM | VGFX-ILIM | ✅ | ILIM pin connected through R204 (15K) to VGFX-CSCOMP for current limit setting. | | 38 | CSCOMP | VGFX-CSCOMP | ✅ | CSCOMP pin connected to current sense compensation network including C113 (470pF), C166 (2200pF), R205 (75K), R204 (15K), and thermistor TH3 (100K@25C). | | 39 | CSSUM | VGFX-CSSUM | ✅ | CSSUM pin connected to current sense summing network with R223 (165K), R224 (100K), and compensation capacitors C113 (470pF), C166 (2200pF). | | 40 | CSREF | VGFX-CSREF | ✅ | CSREF pin connected through R225 (10 ohm) to output voltage via SP1, with C167 (1000pF) filtering to GND for current sense reference. | | 41 | FREQ | $24N3542 | ✅ | FREQ pin connected through R203 (18.7K) to AGND-VGFX to set switching frequency. Text note indicates FSW = 650KHz. | | 42 | COMP | VGFX-COMP | ✅ | COMP pin connected to voltage loop compensation network with C62 (47pF) to FB and C64 (2200pF) to intermediate node for loop stability. | | 43 | FB | VGFX-FB | ✅ | FB pin connected to feedback network with R198 (3.01K) divider, R199 (1K) to DIFFOUT, and compensation capacitors C62 (47pF), C63 (220pF). | | 44 | DIFFOUT | VGFX-DIFFOUT | ✅ | DIFFOUT pin connected through R199 (1K) to FB and R200 (47 ohm) to intermediate node, forming differential amplifier output for remote sensing. | | 45 | VSN | VR-VGFX-VSN | ✅ | VSN pin connected through R169 (10 ohm) to negative remote sense network with R201 (100 ohm) and R69 (0 ohm) to GND. | | 46 | VSP | VR-VGFX-VSP | ✅ | VSP pin connected through R202 (100 ohm) to +VGFX and R68 (0 ohm) to VCCGT_SENSE for positive remote sense. | | 47 | VCC | $24N3610 | ✅ | VCC pin connected through R229 (2.2 ohm) to +5VSB for controller supply, with C53 (1uF) decoupling to AGND-VGFX. | | 48 | EN | $24N6011 | ✅ | EN pin connected through R850 (0 ohm) to +VCC with R852 (10K) pulldown to GND and C434 (0.1uF) filtering, enabling the controller when VCC is present. | | 49 | GND_PAD | AGND-VGFX | ✅ | GND_PAD exposed pad connected to AGND-VGFX analog ground plane for thermal and electrical grounding. | | 50 | VIN_PAD | +5VSB_SW | ✅ | VIN_PAD exposed pad connected to +5VSB_SW input supply for additional current handling capability. | | 51 | SW_PAD | VGFX-SW | ✅ | SW_PAD exposed pad connected to VGFX-SW switch node for additional current handling capability. | </details> <details> <summary><b>L4</b> - 3120-0266 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3120-0266) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-SW | ✅ | Connected to switching node VGFX-SW from multiphase buck converter U26. This is the correct connection for the inductor input in a buck converter topology. | | 2 | 2 | +VGFX | ✅ | Connected to the output voltage rail +VGFX. This is the correct connection for the inductor output in a buck converter topology, feeding the filtered DC output with appropriate output capacitance. | </details> <details> <summary><b>SP1</b> - 999-0000005 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/999-0000005) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VGFX | ✅ | Solder bridge connecting output voltage +VGFX to current sense reference network through R225. This provides the reference voltage for DCR current sensing. | | 2 | 2 | $24N3559 | ✅ | Solder bridge connecting output voltage +VGFX to current sense reference network through R225. This provides the reference voltage for DCR current sensing. | </details> <details> <summary><b>SP2</b> - 999-0000005 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/999-0000005) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-SW | ✅ | Solder bridge connecting switching node VGFX-SW to current sense network through R224. This implements DCR current sensing for the multiphase buck converter. | | 2 | 2 | $24N3558 | ✅ | Solder bridge connecting switching node VGFX-SW to current sense network through R224. This implements DCR current sensing for the multiphase buck converter. | </details> <details> <summary><b>R198</b> - 1120-0032 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3524 | ✅ | R198 forms part of the voltage loop compensation network, creating an RC network with C64 between the FB and COMP pins of the voltage regulator U26. | | 2 | 2 | VGFX-FB | ✅ | R198 forms part of the voltage loop compensation network, creating an RC network with C64 between the FB and COMP pins of the voltage regulator U26. | </details> <details> <summary><b>R199</b> - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-FB | ✅ | R199 provides a direct 1K ohm resistive path between the FB and DIFFOUT pins of the voltage regulator U26, forming part of the differential feedback network. | | 2 | 2 | VGFX-DIFFOUT | ✅ | R199 provides a direct 1K ohm resistive path between the FB and DIFFOUT pins of the voltage regulator U26, forming part of the differential feedback network. | </details> <details> <summary><b>R200</b> - 1121-0025 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3522 | ✅ | R200 forms an RC network with C63, creating a high-frequency pole-zero pair between the FB and DIFFOUT pins of the voltage regulator U26. | | 2 | 2 | VGFX-DIFFOUT | ✅ | R200 forms an RC network with C63, creating a high-frequency pole-zero pair between the FB and DIFFOUT pins of the voltage regulator U26. | </details> <details> <summary><b>C62</b> - 2220-0002 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-COMP | ✅ | C62 provides high-frequency feedback between the COMP and FB pins of the voltage regulator U26, forming part of the compensation network. | | 2 | 2 | VGFX-FB | ✅ | C62 provides high-frequency feedback between the COMP and FB pins of the voltage regulator U26, forming part of the compensation network. | </details> <details> <summary><b>C63</b> - 2220-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-FB | ✅ | C63 forms an RC network with R200, providing frequency-dependent feedback between the FB and DIFFOUT pins of the voltage regulator U26. | | 2 | 2 | $24N3522 | ✅ | C63 forms an RC network with R200, providing frequency-dependent feedback between the FB and DIFFOUT pins of the voltage regulator U26. | </details> <details> <summary><b>C64</b> - 2221-0002 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-COMP | ✅ | C64 forms an RC network with R198, creating a pole-zero pair in the compensation network between the COMP and FB pins of the voltage regulator U26. | | 2 | 2 | $24N3524 | ✅ | C64 forms an RC network with R198, creating a pole-zero pair in the compensation network between the COMP and FB pins of the voltage regulator U26. | </details> <details> <summary><b>TH3</b> - 3880-0004 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3880-0004) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-CSCOMP | ✅ | Pin 1 connects to VGFX-CSCOMP (U26 pin 38), forming part of the current loop compensation network with temperature-dependent characteristics. | | 2 | 2 | $24N3557 | ✅ | Pin 2 connects to internal node $24N3557, which connects through R223 to VGFX-CSSUM, completing the compensation network. | </details> <details> <summary><b>R169</b> - 1120-0022 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3528 | ✅ | 10Ω series resistor in the VSN path providing filtering and protection for the negative remote sense input. This small resistance provides noise filtering without introducing significant sensing error. | | 2 | 2 | VR-VGFX-VSN | ✅ | 10Ω series resistor in the VSN path providing filtering and protection for the negative remote sense input. This small resistance provides noise filtering without introducing significant sensing error. | </details> <details> <summary><b>R202</b> - 1120-0025 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VGFX | ✅ | 100Ω resistor in parallel with R68 (0Ω jumper) from +VGFX to VSP. This resistor is effectively bypassed by R68 and likely provides a backup path to ensure VSP has a defined voltage if the remote sense line is disconnected. | | 2 | 2 | VR-VGFX-VSP | ✅ | 100Ω resistor in parallel with R68 (0Ω jumper) from +VGFX to VSP. This resistor is effectively bypassed by R68 and likely provides a backup path to ensure VSP has a defined voltage if the remote sense line is disconnected. | </details> <details> <summary><b>R69</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 0Ω jumper connecting GND to the intermediate node in the VSN path for remote ground sensing. This enables the voltage regulator to sense the ground reference at the load. | | 2 | 2 | $24N3528 | ✅ | 0Ω jumper connecting GND to the intermediate node in the VSN path for remote ground sensing. This enables the voltage regulator to sense the ground reference at the load. | </details> <details> <summary><b>R201</b> - 1120-0025 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 100Ω resistor in parallel with R69 (0Ω jumper) from GND to the intermediate node. This resistor is effectively bypassed by R69 and likely serves as an alternate configuration option. | | 2 | 2 | $24N3528 | ✅ | 100Ω resistor in parallel with R69 (0Ω jumper) from GND to the intermediate node. This resistor is effectively bypassed by R69 and likely serves as an alternate configuration option. | </details> <details> <summary><b>R68</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCCGT_SENSE | ✅ | 0Ω jumper connecting VCCGT_SENSE to VSP for remote voltage sensing. This enables the voltage regulator to sense the voltage at the load rather than at the regulator output. | | 2 | 2 | VR-VGFX-VSP | ✅ | 0Ω jumper connecting VCCGT_SENSE to VSP for remote voltage sensing. This enables the voltage regulator to sense the voltage at the load rather than at the regulator output. | </details> <details> <summary><b>R197</b> - 1120-0330 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0S | ✅ | Connected to +V1P0S (1.0V standby supply). This provides the pull-up voltage for the SVID clock line. | | 2 | 2 | SVID_CLK-R | ✅ | Connected to SVID_CLK-R net, providing pull-up for the SVID clock line. The 69.8Ω value is unusually low for a pull-up resistor and may cause excessive current draw (approximately 14.3mA when the line is low), but could be intentional for a high-speed SVID interface. | </details> <details> <summary><b>R193</b> - 1120-0329 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SVID_DATA-R | ✅ | Connected to SVID_DATA-R net, which has a 69.8Ω pull-up to +V1P0S via R195. This pin connects to the external SVID data signal. | | 2 | 2 | $24N3490 | ✅ | Connected to U26 pin 2 (SDIO) via net $24N3490. This provides series termination between the external SVID data signal and the controller. | </details> <details> <summary><b>R194</b> - 1120-0099 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SVID_CLK-R | ✅ | Connected to SVID_CLK-R net, which has a 69.8Ω pull-up to +V1P0S via R197. This pin connects to the external SVID clock signal. | | 2 | 2 | $24N3491 | ✅ | Connected to U26 pin 4 (SCLK) via net $24N3491. This provides series termination between the external SVID clock signal and the controller. | </details> <details> <summary><b>C432</b> - 2222-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0S | ✅ | Connected to +V1P0S supply. This provides decoupling for the 1.0V standby supply. | | 2 | 2 | GND | ✅ | Connected to GND. This completes the decoupling capacitor connection. | </details> <details> <summary><b>R67</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SVID_ALERT-R | ✅ | Connected to SVID_ALERT-R net. This pin connects to the external SVID alert signal. | | 2 | 2 | $24N3492 | ✅ | Connected to U26 pin 3 (ALERT) via net $24N3492. This provides a direct connection for the SVID alert signal. | </details> <details> <summary><b>R195</b> - 1120-0330 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0S | ✅ | Connected to +V1P0S (1.0V standby supply). This provides the pull-up voltage for the SVID data line. | | 2 | 2 | SVID_DATA-R | ✅ | Connected to SVID_DATA-R net, providing pull-up for the SVID data line. The 69.8Ω value is unusually low for a pull-up resistor and may cause excessive current draw (approximately 14.3mA when the line is low), but could be intentional for a high-speed SVID interface. | </details> <details> <summary><b>R226</b> - 1120-0055 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3583 | ✅ | Connected to the thermistor network node (net $24N3583), forming a parallel combination with TH4 to set the temperature sensing range. | | 2 | 2 | GND | ✅ | Connected to ground, completing the temperature sensing voltage divider network. | </details> <details> <summary><b>R178</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3584 | ✅ | Connected to U26 TSENSE pin (via net $24N3584), providing the controller side of the temperature sensing connection. | | 2 | 2 | $24N3583 | ✅ | Connected to the thermistor network (via net $24N3583), providing the sensor side of the temperature sensing connection. | </details> <details> <summary><b>C168</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3584 | ✅ | Connected to U26 TSENSE pin (via net $24N3584) to provide filtering of the temperature sense signal. | | 2 | 2 | AGND-VGFX | ✅ | Connected to analog ground (AGND-VGFX) to complete the filtering capacitor connection. | </details> <details> <summary><b>TH4</b> - 3880-0004 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3880-0004) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3583 | ✅ | Connected to the temperature sensing network that feeds U26 TSENSE pin through R178. This pin connects to the voltage divider node formed with R226. | | 2 | 2 | GND | ✅ | Connected to ground, forming the low side of the temperature sensing voltage divider network. | </details> <details> <summary><b>R850</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC | ✅ | 0Ω jumper resistor connecting +VCC power rail to the enable pin (EN, pin 48) of U26 voltage regulator through net $24N6011. This enables the regulator when +VCC is present. | | 2 | 2 | $24N6011 | ✅ | 0Ω jumper resistor connecting +VCC power rail to the enable pin (EN, pin 48) of U26 voltage regulator through net $24N6011. This enables the regulator when +VCC is present. | </details> <details> <summary><b>R852</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N6011 | ✅ | 10kΩ pull-down resistor connecting the enable pin (EN, pin 48) of U26 to ground through net $24N6011. This ensures the enable pin is at a defined low state when +VCC is absent or during power-up. | | 2 | 2 | GND | ✅ | 10kΩ pull-down resistor connecting the enable pin (EN, pin 48) of U26 to ground through net $24N6011. This ensures the enable pin is at a defined low state when +VCC is absent or during power-up. | </details> <details> <summary><b>C434</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N6011 | ✅ | 0.1µF decoupling capacitor connecting the enable pin (EN, pin 48) of U26 to ground through net $24N6011. This provides noise filtering to prevent false triggering of the enable input. | | 2 | 2 | GND | ✅ | 0.1µF decoupling capacitor connecting the enable pin (EN, pin 48) of U26 to ground through net $24N6011. This provides noise filtering to prevent false triggering of the enable input. | </details> <details> <summary><b>R230</b> - 1120-0052 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC3 | ✅ | Connected to +VCC3 supply rail to provide pull-up voltage for the power good signal. | | 2 | 2 | VGFX_PG | ✅ | Connected to VGFX_PG net to pull up the power good signal from the voltage regulator. | </details> <details> <summary><b>R184</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX_PG | ✅ | Connected to VGFX_PG net, which is the power good signal for the graphics voltage regulator. This pin connects to the pull-up resistor R230 and filter capacitor C60. | | 2 | 2 | $24N3598 | ✅ | Connected to U26 pin 6 (VR_RDY), which is the voltage regulator ready output from the NCP81109GMNTXG controller. This provides the power good indication from the regulator. | </details> <details> <summary><b>C60</b> - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX_PG | ✅ | Connected to VGFX_PG net to provide filtering and noise suppression for the power good signal. | | 2 | 2 | GND | ✅ | Connected to GND to complete the filter path for the power good signal. | </details> <details> <summary><b>R846</b> - 1130-0193 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Connected to +5VSB power rail, providing the input voltage for the VCCP supply path to U26. | | 2 | 2 | $24N3578 | ✅ | Connected to net $24N3578, which feeds the VCCP pin (pin 33) of U26 and is decoupled by C185. The 1Ω series resistance provides current limiting and filtering for the VCCP supply. | </details> <details> <summary><b>C185</b> - 2232-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3578 | ✅ | Connected to net $24N3578, which is the VCCP supply for U26 after the series resistor R846. | | 2 | 2 | GND | ✅ | Connected to GND, providing the return path for VCCP decoupling. Note that GND and AGND-VGFX are connected through R66 (0Ω jumper), so this connection is functionally equivalent to AGND-VGFX. | </details> <details> <summary><b>R229</b> - 1130-0234 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Connected to +5VSB power rail, providing the input voltage for the VCC supply path to U26. | | 2 | 2 | $24N3610 | ✅ | Connected to net $24N3610, which feeds the VCC pin (pin 47) of U26 and is decoupled by C53. The 2.2Ω series resistance provides current limiting and filtering for the VCC supply. | </details> <details> <summary><b>C53</b> - 2222-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3610 | ✅ | Connected to net $24N3610, which is the VCC supply for U26 after the series resistor R229. | | 2 | 2 | AGND-VGFX | ✅ | Connected to AGND-VGFX, providing the return path for VCC decoupling to the analog ground plane. | </details> <details> <summary><b>R170</b> - 1120-0009 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3564 | ✅ | Connected to net $24N3564, which connects to the VBOOT pin (pin 31) of U26. This resistor likely sets the I2C address configuration. | | 2 | 2 | AGND-VGFX | ✅ | Connected to AGND-VGFX, providing the pull-down reference for the VBOOT address configuration. | </details> <details> <summary><b>R203</b> - 1120-0351 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3542 | ✅ | Pin 1 connects to the FREQ pin (pin 41) of U26 (NCP81109GMNTXG voltage regulator) to set the switching frequency. A nearby text note indicates the target frequency is 650 kHz. | | 2 | 2 | AGND-VGFX | ✅ | Pin 2 connects to AGND-VGFX, which is the analog ground for the VGFX power domain, providing the ground reference for the frequency-setting resistor. | </details> <details> <summary><b>R66</b> - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 0-ohm jumper connecting main power ground (GND) to analog ground (AGND-VGFX), providing single-point grounding for the voltage regulator. | | 2 | 2 | AGND-VGFX | ✅ | 0-ohm jumper connecting main power ground (GND) to analog ground (AGND-VGFX), providing single-point grounding for the voltage regulator. | </details> <details> <summary><b>R231</b> - 1141-0026 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-SW | ✅ | Connected to VGFX-SW switching node. This is the input side of the RC snubber circuit. | | 2 | 2 | $24N3623 | ✅ | Connected to intermediate node $24N3623 which connects to snubber capacitor C187. This completes the RC snubber network. | </details> <details> <summary><b>C187</b> - 2240-0005 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3623 | ✅ | Connected to intermediate node $24N3623 from snubber resistor R231. This is the capacitive element of the RC snubber. | | 2 | 2 | GND | ✅ | Connected to GND. This completes the RC snubber circuit to ground. | </details> <details> <summary><b>C76</b> - 123-0005035 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0005035) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | P | +VGFX | ✅ | Positive terminal correctly connected to +VGFX output rail for bulk output filtering. | | 2 | N | GND | ✅ | Negative terminal correctly connected to GND. Voltage rating of 2V is marginal for tantalum reliability if output voltage approaches or exceeds 1.0V, but connection is electrically correct. | </details> <details> <summary><b>C77</b> - 123-0005035 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0005035) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | P | +VGFX | ✅ | Positive terminal correctly connected to +VGFX output rail for bulk output filtering. | | 2 | N | GND | ✅ | Negative terminal correctly connected to GND. Voltage rating of 2V is marginal for tantalum reliability if output voltage approaches or exceeds 1.0V, but connection is electrically correct. | </details> <details> <summary><b>R228</b> - 1130-0234 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3593 | ✅ | Pin 1 connects to the BST (bootstrap) pin of U26 (NCP81109GMNTXG multiphase controller). This is part of the bootstrap circuit for the high-side gate driver. | | 2 | 2 | $24N3596 | ✅ | Pin 2 connects to the bootstrap capacitor C186, forming the series RC network between BST and SW1 nodes. | </details> <details> <summary><b>C186</b> - 2222-0008 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3596 | ✅ | Pin 1 connects to R228 pin 2, forming the bootstrap capacitor connection between the BST node and SW1 node. | | 2 | 2 | $24N3595 | ✅ | Pin 2 connects to SW1 (pin 10 of U26), completing the bootstrap capacitor connection between BST and the switch node. | </details> <details> <summary><b>U41</b> - RT8207 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.richtek.com/SaveDownload.aspx?specid=RT8207P) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/RT8207) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VTTGND | GND | ✅ | VTTGND pin correctly connected to system ground for VTT LDO power ground return path. | | 2 | VTTSNS | +VDIMM_VTT | ✅ | VTTSNS pin correctly connected to +VDIMM_VTT output for remote voltage sensing of VTT LDO. | | 3 | GND | GND | ✅ | GND pin correctly connected to system ground for analog ground reference. | | 4 | MODE | GND | ✅ | MODE pin connected to GND, but this pin is not documented in the available RT8207P datasheet, suggesting a different package variant is used. | | 5 | VTTREF | $25N769 | ✅ | VTTREF pin connected to buffered reference output with bypass capacitor C342 (0.22uF), which is larger than the recommended 33nF but should still function correctly. | | 6 | DEM | $25N1291 | ✅ | DEM pin connected to voltage divider network with R810 and R811, but this pin is not documented in the available RT8207P datasheet. | | 8 | VDDQ | +VDIMM | ✅ | VDDQ pin correctly connected to +VDIMM output for reference input and discharge control. | | 9 | FB | $25N987 | ✅ | FB pin correctly connected to resistive voltage divider (R814/R815) to set output voltage to 1.35V for DDR3L operation. | | 10 | S3 | EN_VTT | ✅ | S3 pin correctly connected to EN_VTT signal through R302 for VTT power state control based on sleep mode. | | 11 | S5 | EN_VDDQ | ✅ | S5 pin correctly connected to EN_VDDQ signal through R300 for overall power state control based on sleep mode. | | 12 | TON | $25N1081 | ✅ | TON pin is correctly connected to set switching frequency, but there is a documentation discrepancy between the schematic design note and the actual resistor value used. | | 13 | PGOOD | DRAM_PWROK | ✅ | PGOOD pin correctly connected to DRAM_PWROK signal through R293 to indicate when outputs are in regulation. | | 14 | VDD | $25N1195 | ✅ | VDD pin correctly connected to filtered +5VSB supply through R813 (2.2R) with local bypass capacitor C380. | | 15 | VDDP | +5VSB | ✅ | VDDP pin correctly connected to +5VSB supply with local bypass capacitor C379 for gate driver power. | | 16 | CS | $25N1238 | ✅ | CS pin correctly connected to current limit setting resistor R817 (3.83K) to VDD, setting approximately 11A current limit. | | 18 | PGND | GND | ✅ | PGND pin correctly connected to system ground for low-side MOSFET power ground return. | | 19 | LGATE | $25N901 | ✅ | LGATE pin correctly connected to Q102 low-side MOSFET gate (Q2G) for synchronous rectification. | | 20 | PHASE | DDR_PHASE | ✅ | PHASE pin correctly connected to switching node between MOSFETs and output inductor L11 for current sensing and output filtering. | | 21 | UGATE | $25N897 | ✅ | UGATE pin correctly connected to Q102 high-side MOSFET gate (Q1G) for PWM switching control. | | 22 | BOOT | $25N771 | ✅ | BOOT pin connected to bootstrap network with C309 (0.1uF) and R298 (4.7R), but bootstrap capacitor is 10x smaller than the recommended 1uF value. | | 23 | VLDOIN | +VDIMM | ✅ | VLDOIN pin correctly connected to +VDIMM output to enable tracking discharge mode for VTT LDO. | | 24 | VTT | +VDIMM_VTT | ✅ | VTT pin correctly connected to +VDIMM_VTT output rail with appropriate output capacitance (20.1uF total). | | 25 | GND_PAD | GND | ✅ | GND_PAD (exposed pad) correctly connected to system ground for thermal dissipation and electrical grounding. | </details> <details> <summary><b>L11</b> - 125-0004454 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/125-0004454) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_PHASE | ✅ | Inductor input is correctly connected to the PHASE switch node from Q102 for buck converter operation. | | 2 | 2 | +VDIMM | ✅ | Inductor output is correctly connected to the regulated output voltage +VDIMM with appropriate output capacitors. | </details> <details> <summary><b>C309</b> ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_PHASE | ✅ | Bootstrap capacitor negative terminal is correctly connected to the PHASE switch node for high-side gate drive. | | 2 | 2 | DDR_BST | ✅ | Bootstrap capacitor positive terminal is correctly connected to the bootstrap node DDR_BST, which connects through R298 to the BOOT pin. | </details> <details> <summary><b>R298</b> ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $25N771 | ✅ | Bootstrap resistor input is correctly connected to the BOOT pin of controller U41 through net $25N771. | | 2 | 2 | DDR_BST | ✅ | Bootstrap resistor output is correctly connected to the bootstrap node DDR_BST which connects to bootstrap capacitor C309. | </details> <details> <summary><b>Q102</b> - FDMS3604S ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/pub/Collateral/FDMS3604S-D.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/FDMS3604S) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | Q1G | $25N897 | ✅ | Q1 gate (high-side control FET) is correctly connected to the UGATE output of the controller U41. | | 2 | VIN_A | DDR3L_VIN | ✅ | Q1 drain pins (high-side FET) are correctly connected to the input voltage rail DDR3L_VIN with appropriate input capacitors. | | 3 | VIN_B | DDR3L_VIN | ✅ | Q1 drain pins (high-side FET) are correctly connected to the input voltage rail DDR3L_VIN with appropriate input capacitors. | | 4 | VIN_C | DDR3L_VIN | ✅ | Q1 drain pins (high-side FET) are correctly connected to the input voltage rail DDR3L_VIN with appropriate input capacitors. | | 5 | PGND_A | GND | ✅ | Q2 source pins (low-side sync FET) are correctly connected to ground with multiple pins for low impedance. | | 6 | PGND_B | GND | ✅ | Q2 source pins (low-side sync FET) are correctly connected to ground with multiple pins for low impedance. | | 7 | PGND_C | GND | ✅ | Q2 source pins (low-side sync FET) are correctly connected to ground with multiple pins for low impedance. | | 8 | Q2G | $25N901 | ✅ | Q2 gate (low-side sync FET) is correctly connected to the LGATE output of the controller U41. | | 9 | PHASE | DDR_PHASE | ✅ | PHASE pin (switch node) is correctly connected to the output inductor L11, bootstrap capacitor C309, and controller feedback. | </details> <details> <summary><b>R814</b> - 1120-0187 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0187) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Upper feedback resistor connecting output voltage to feedback pin. Part of voltage divider that sets the output voltage to 1.35V. | | 2 | 2 | $25N987 | ✅ | Upper feedback resistor connecting output voltage to feedback pin. Part of voltage divider that sets the output voltage to 1.35V. | </details> <details> <summary><b>R815</b> - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $25N987 | ✅ | Lower feedback resistor connecting feedback pin to ground. Part of voltage divider that sets the output voltage to 1.35V. | | 2 | 2 | GND | ✅ | Lower feedback resistor connecting feedback pin to ground. Part of voltage divider that sets the output voltage to 1.35V. | </details> <details> <summary><b>C382</b> - 2220-0047 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Compensation capacitor connected in parallel with upper feedback resistor R814. Provides phase compensation for feedback loop stability. | | 2 | 2 | $25N987 | ✅ | Compensation capacitor connected in parallel with upper feedback resistor R814. Provides phase compensation for feedback loop stability. | </details> <details> <summary><b>R817</b> - 1120-0267 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0267) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $25N1195 | ✅ | Resistor connecting VDD supply to CS (current sense) pin of U41. Likely sets overcurrent protection threshold. | | 2 | 2 | $25N1238 | ✅ | Resistor connecting VDD supply to CS (current sense) pin of U41. Likely sets overcurrent protection threshold. | </details> <details> <summary><b>R816</b> - 1120-0149 ❌</summary> DRCY flagged 1 potential issues in this component. ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0149) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ❌ | <details><summary>R816 is connected between +5VSB and the TON pin of U41 (RT8207) to set the switching frequency. However, the resistor value of 464K does not match the design constraint stated in the schematic notes.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="1c71bf3d7946c343c7a6" diff-visibility="full" variant="default" view-coords="27.62,35.08,35.12,42.58" aspect-ratio="1.29" } <ul><li>Pin 1 of R816 is connected to the +5VSB net <em>(from schematic)</em></li><li>Pin 2 of R816 is connected to net $25N1081, which connects to pin 12 (TON) of U41 <em>(from schematic)</em></li><li>U41 is an RT8207M DDR power controller <em>(from schematic)</em></li><li>The TON pin of the RT8207 sets the switching frequency of the controller <em>(reasoning)</em></li><li>A text note on the schematic states &#x27;Rton=806K , F=285KHz&#x27; <em>(from schematic)</em></li><li>A text note provides the frequency formula: F= (Vin - 0.5) / 3.85p*Vin*Rton <em>(from schematic)</em></li><li>R816 has a value of 464K ohms <em>(from schematic)</em></li><li>Using the given formula with Vin=5V and Rton=464K gives F ≈ 504 kHz <em>(reasoning)</em></li><li>Using the given formula with Vin=5V and Rton=806K gives F ≈ 290 kHz, which matches the stated 285 kHz target <em>(reasoning)</em></li><li>The actual resistor value of 464K does not achieve the design target frequency of 285 kHz specified in the schematic notes <em>(reasoning)</em></li><li>The resistor value should be verified and potentially changed to approximately 806K to meet the stated frequency requirement of 285 kHz <em>(reasoning)</em></li></ul></details> | | 2 | 2 | $25N1081 | ❌ | <details><summary>R816 is connected between +5VSB and the TON pin of U41 (RT8207) to set the switching frequency. However, the resistor value of 464K does not match the design constraint stated in the schematic notes.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="1c71bf3d7946c343c7a6" diff-visibility="full" variant="default" view-coords="27.62,36.84,35.12,44.34" aspect-ratio="1.29" } <ul><li>Pin 1 of R816 is connected to the +5VSB net <em>(from schematic)</em></li><li>Pin 2 of R816 is connected to net $25N1081, which connects to pin 12 (TON) of U41 <em>(from schematic)</em></li><li>U41 is an RT8207M DDR power controller <em>(from schematic)</em></li><li>The TON pin of the RT8207 sets the switching frequency of the controller <em>(reasoning)</em></li><li>A text note on the schematic states &#x27;Rton=806K , F=285KHz&#x27; <em>(from schematic)</em></li><li>A text note provides the frequency formula: F= (Vin - 0.5) / 3.85p*Vin*Rton <em>(from schematic)</em></li><li>R816 has a value of 464K ohms <em>(from schematic)</em></li><li>Using the given formula with Vin=5V and Rton=464K gives F ≈ 504 kHz <em>(reasoning)</em></li><li>Using the given formula with Vin=5V and Rton=806K gives F ≈ 290 kHz, which matches the stated 285 kHz target <em>(reasoning)</em></li><li>The actual resistor value of 464K does not achieve the design target frequency of 285 kHz specified in the schematic notes <em>(reasoning)</em></li><li>The resistor value should be verified and potentially changed to approximately 806K to meet the stated frequency requirement of 285 kHz <em>(reasoning)</em></li></ul></details> | </details> <details> <summary><b>R300</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SLP_S4_L | ✅ | 0 ohm jumper connecting SLP_S4_L sleep state signal to EN_VDDQ, which drives the S5 input of U41 (RT8207M). This controls the VDDQ output based on S4 sleep state. | | 2 | 2 | EN_VDDQ | ✅ | 0 ohm jumper connecting SLP_S4_L sleep state signal to EN_VDDQ, which drives the S5 input of U41 (RT8207M). This controls the VDDQ output based on S4 sleep state. | </details> <details> <summary><b>R302</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SLP_S3_L | ✅ | 0 ohm jumper connecting SLP_S3_L sleep state signal to EN_VTT, which drives the S3 input of U41 (RT8207M). This controls the VTT output based on S3 sleep state. | | 2 | 2 | EN_VTT | ✅ | 0 ohm jumper connecting SLP_S3_L sleep state signal to EN_VTT, which drives the S3 input of U41 (RT8207M). This controls the VTT output based on S3 sleep state. | </details> <details> <summary><b>R293</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DRAM_S4_PWROK | ✅ | 0 ohm jumper connecting DRAM_PWROK from U41 pin 13 (PGOOD) to system signal DRAM_S4_PWROK. This routes the power good indication from the RT8207M to the system. | | 2 | 2 | DRAM_PWROK | ✅ | 0 ohm jumper connecting DRAM_PWROK from U41 pin 13 (PGOOD) to system signal DRAM_S4_PWROK. This routes the power good indication from the RT8207M to the system. | </details> <details> <summary><b>R124</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DRAM_S4_PWROK | ✅ | 10K pull-up resistor connecting DRAM_S4_PWROK to +VDIMM. This provides a pull-up for the power good signal from U41. | | 2 | 2 | +VDIMM | ✅ | 10K pull-up resistor connecting DRAM_S4_PWROK to +VDIMM. This provides a pull-up for the power good signal from U41. | </details> <details> <summary><b>R810</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $25N1291 | ✅ | 10K pull-up resistor connecting the DEM pin of U41 to +5VSB. With R811 (pull-down) marked DNI, this sets the DEM pin high to configure the operating mode. | | 2 | 2 | +5VSB | ✅ | 10K pull-up resistor connecting the DEM pin of U41 to +5VSB. With R811 (pull-down) marked DNI, this sets the DEM pin high to configure the operating mode. | </details> <details> <summary><b>C379</b> - 123-0001066 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND. This is the ground reference for the decoupling capacitor. | | 2 | 2 | +5VSB | ✅ | Connected to +5VSB. This capacitor provides local decoupling for the +5VSB supply rail. | </details> <details> <summary><b>C380</b> - 123-0001066 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND. This is the ground reference for the decoupling capacitor. | | 2 | 2 | $25N1195 | ✅ | Connected to $25N1195, which is the VDD supply pin of U41 (RT8207). This capacitor provides local decoupling for the IC's VDD supply. | </details> <details> <summary><b>R813</b> - 110-0004466 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004466) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $25N1195 | ✅ | Connected to $25N1195, which is the VDD supply pin (pin 14) of U41 (RT8207). This resistor provides current limiting or soft-start functionality between +5VSB and the IC's VDD. | | 2 | 2 | +5VSB | ✅ | Connected to +5VSB, the input supply voltage. This pin provides the source voltage for the current-limited VDD supply. | </details> <details> <summary><b>C129</b> - 123-0005035 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0005035) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | N | | | ✅ | Polarized output capacitor with correct polarity but inadequate voltage rating. Pin P connects to +VDIMM and pin N to GND, which is correct for a tantalum capacitor. However, the 2V voltage rating is insufficient for the 1.35V output rail. | | P | | | ✅ | Polarized output capacitor with correct polarity but inadequate voltage rating. Pin P connects to +VDIMM and pin N to GND, which is correct for a tantalum capacitor. However, the 2V voltage rating is insufficient for the 1.35V output rail. | </details> <details> <summary><b>C137</b> - 123-0001176 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output. | | 2 | 2 | +VDIMM | ✅ | Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output. | </details> <details> <summary><b>C140</b> - 123-0001176 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output. | | 2 | 2 | +VDIMM | ✅ | Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output. | </details> <details> <summary><b>C141</b> - 123-0001176 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output. | | 2 | 2 | +VDIMM | ✅ | Output capacitor correctly connected between GND and +VDIMM with adequate voltage rating for the 1.35V output. | </details> <details> <summary><b>C362</b> - 2232-0012 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM_VTT | ✅ | Connected to +VDIMM_VTT rail as bulk decoupling capacitor positive terminal, paralleled with C361. | | 2 | 2 | GND | ✅ | Connected to GND as bulk decoupling capacitor negative terminal. | </details> <details> <summary><b>C361</b> - 2232-0012 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM_VTT | ✅ | Connected to +VDIMM_VTT rail as bulk decoupling capacitor positive terminal. | | 2 | 2 | GND | ✅ | Connected to GND as bulk decoupling capacitor negative terminal. | </details> <details> <summary><b>C343</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND as high-frequency decoupling capacitor negative terminal. | | 2 | 2 | +VDIMM_VTT | ✅ | Connected to +VDIMM_VTT rail as high-frequency decoupling capacitor positive terminal. | </details> <details> <summary><b>C342</b> - 123-0003769 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND as VTTREF filter capacitor negative terminal. | | 2 | 2 | $25N769 | ✅ | Connected to VTTREF pin of U41 (RT8207M) to filter the reference voltage input. | </details> <details> <summary><b>C139</b> - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND. This is the negative terminal of the high-frequency decoupling capacitor. | | 2 | 2 | +VDIMM | ✅ | Connected to +VDIMM output rail. This is the positive terminal of a high-frequency decoupling capacitor for the DDR power supply. | </details> <details> <summary><b>C359</b> - 2232-0012 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Connected to +VDIMM output rail. This is the positive terminal of the bulk output capacitor for the DDR power supply. | | 2 | 2 | GND | ✅ | Connected to GND. This is the negative terminal of the output capacitor. | </details> <details> <summary><b>R24</b> - 110-0002560 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002560) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | Upper feedback resistor correctly connected from output voltage to feedback network. | | 2 | 2 | +V1P8S_FB | ✅ | Connected to feedback node, forming voltage divider with R25. | </details> <details> <summary><b>R25</b> - 110-0004490 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004490) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Lower feedback resistor correctly connected to ground. | | 2 | 2 | +V1P8S_FB | ✅ | Connected to feedback node, forming voltage divider with R24. | </details> <details> <summary><b>R22</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | 1P8V_EN | ✅ | 0-ohm jumper correctly passing enable signal to LDO regulator. | | 2 | 2 | +V1P8S_EN | ✅ | Connected to U21 enable input, completing the enable signal path. | </details> <details> <summary><b>R23</b> - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | Pull-up resistor correctly connected from output voltage to power good signal. | | 2 | 2 | +V1P8S_PGD | ✅ | Connected to power good signal output, completing the pull-up resistor configuration. | </details> <details> <summary><b>U21</b> - APL5933 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/APL5933) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | PGOOD | +V1P8S_PGD | ✅ | PGOOD pin correctly connected to +V1P8S_PGD with pull-up resistor R23 to output voltage. | | 2 | EN | +V1P8S_EN | ✅ | EN pin correctly connected to +V1P8S_EN through 0-ohm resistor R22 from enable signal 1P8V_EN. | | 3 | VIN | +PS_3VSB | ✅ | VIN pin correctly connected to +PS_3VSB input supply with proper decoupling capacitors. | | 4 | VDD | +PS_3VSB | ✅ | VDD pin correctly connected to +PS_3VSB, same as VIN pin. | | 5 | NC | | ✅ | NC pin correctly left unconnected as specified. | | 6 | VOUT | +V1P8S | ✅ | VOUT pin correctly connected to +V1P8S output with adequate output capacitors for stability. | | 7 | ADJ | +V1P8S_FB | ✅ | ADJ pin correctly connected to feedback divider network (R24 and R25) that sets output to 1.816V, within 0.9% of target 1.8V. | | 8 | GND1 | GND | ✅ | GND1 pin correctly connected to ground plane. | | 9 | GND2 | GND | ✅ | GND2 pin correctly connected to ground plane. | </details> <details> <summary><b>R150</b> - 110-0002560 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002560) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A_FB | ✅ | R150 is correctly configured as the upper feedback resistor (R1) in the voltage divider network for U20's adjustable output voltage. | | 2 | 2 | +V1P8A | ✅ | R150 is correctly configured as the upper feedback resistor (R1) in the voltage divider network for U20's adjustable output voltage. | </details> <details> <summary><b>R153</b> - 110-0002726 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002726) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A_FB | ✅ | R153 is correctly configured as the lower feedback resistor (R2) in the voltage divider network for U20's adjustable output voltage. | | 2 | 2 | GND | ✅ | R153 is correctly configured as the lower feedback resistor (R2) in the voltage divider network for U20's adjustable output voltage. | </details> <details> <summary><b>R151</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0A_PWRGD | ✅ | R151 is correctly configured as a 0-ohm jumper to provide power sequencing from +V1P0A_PWRGD to U20's enable input. | | 2 | 2 | +V1P8A_EN | ✅ | R151 is correctly configured as a 0-ohm jumper to provide power sequencing from +V1P0A_PWRGD to U20's enable input. | </details> <details> <summary><b>U20</b> - NCP606 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/pdf/datasheet/ncp605-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NCP606) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VIN1 | +PS_3VSB | ✅ | VIN1 is correctly connected to +PS_3VSB input power supply. | | 2 | GND | GND | ✅ | GND is correctly connected to ground. | | 3 | EN | +V1P8A_EN | ✅ | EN is correctly connected to +V1P8A_EN, which is driven by +V1P0A_PWRGD through R151 for proper power sequencing. | | 4 | VOUT | +V1P8A | ✅ | VOUT is correctly connected to +V1P8A output rail with adequate decoupling. | | 5 | SENSE/ADJ | +V1P8A_FB | ✅ | SENSE/ADJ is correctly connected to the feedback divider midpoint, setting output voltage to 1.802V (target 1.8V). | | 6 | VIN2 | +PS_3VSB | ✅ | VIN2 is correctly connected to +PS_3VSB, same as VIN1 per datasheet requirement. | | 7 | GND_PAD | GND | ✅ | GND_PAD is correctly connected to ground for thermal and electrical grounding. | </details> <details> <summary><b>U38</b> - APL5912KAC-TRGS-X ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/APL5912KAC-TRGS-X) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | GND | GND | ✅ | Ground pin correctly connected to GND net. | | 2 | FB | FB_V1P0S | ✅ | Feedback pin correctly connected to resistor divider network with R136 (40.2K) and R135 (143K), producing approximately 1.025V output. | | 3 | VOUT-2 | +V1P0S | ✅ | Output pins correctly connected to +V1P0S net with adequate output capacitance (76uF total). | | 4 | VOUT-1 | +V1P0S | ✅ | Output pins correctly connected to +V1P0S net with adequate output capacitance (76uF total). | | 5 | VIN-2 | +VDIMM | ✅ | Input pins correctly connected to +VDIMM net with adequate input capacitance (20uF total). | | 9 | VIN-1 | +VDIMM | ✅ | Input pins correctly connected to +VDIMM net with adequate input capacitance (20uF total). | | 6 | VCNTL | VCNTL_V1P0S | ✅ | VCNTL pin connected to +VCC through R320 (10 ohm) with C117 (1uF) bypass capacitor. Configuration appears intentional but cannot be fully verified without datasheet. | | 7 | POK | V1P0S_PG | ✅ | Power good output pin correctly configured with pull-up resistor and drives sequencing logic for downstream regulator. | | 8 | EN | 1P0V_EN | ✅ | Enable pin correctly connected to VCORE_GFX_PG through 0 ohm resistor, meeting the >0.5V enable threshold. | </details> <details> <summary><b>R34</b> - 110-0003781 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0003781) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0A_FB | ✅ | Upper feedback resistor correctly connected between ADJ feedback node (pin 1) and VOUT (pin 2) with value 6.04K to set output voltage to 1.0V. | | 2 | 2 | +V1P0A | ✅ | Upper feedback resistor correctly connected between ADJ feedback node (pin 1) and VOUT (pin 2) with value 6.04K to set output voltage to 1.0V. | </details> <details> <summary><b>R35</b> - 110-0004494 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004494) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0A_FB | ✅ | Lower feedback resistor correctly connected between ADJ feedback node (pin 1) and GND (pin 2) with value 23.7K to set output voltage to 1.0V. | | 2 | 2 | GND | ✅ | Lower feedback resistor correctly connected between ADJ feedback node (pin 1) and GND (pin 2) with value 23.7K to set output voltage to 1.0V. | </details> <details> <summary><b>R32</b> - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Enable pull-up resistor correctly connected between +5VSB supply (pin 1) and EN input (pin 2) with value 4.7K to enable the regulator when standby power is present. | | 2 | 2 | +V1P0A_ENABLE | ✅ | Enable pull-up resistor correctly connected between +5VSB supply (pin 1) and EN input (pin 2) with value 4.7K to enable the regulator when standby power is present. | </details> <details> <summary><b>R33</b> - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +PS_3VSB | ✅ | Power good pull-up resistor correctly connected between +PS_3VSB supply (pin 1) and PGOOD open-drain output (pin 2) with value 4.7K. | | 2 | 2 | +V1P0A_PWRGD | ✅ | Power good pull-up resistor correctly connected between +PS_3VSB supply (pin 1) and PGOOD open-drain output (pin 2) with value 4.7K. | </details> <details> <summary><b>U24</b> - APL5933 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/APL5933) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | PGOOD | +V1P0A_PWRGD | ✅ | PGOOD output is correctly connected to pull-up resistor R33 and used for power sequencing to enable the +V1P8A regulator (U20) through R151. | | 2 | EN | +V1P0A_ENABLE | ✅ | EN input is correctly pulled up to +5VSB through R32 (4.7K), enabling the regulator when the supply is present. R31 pull-down is DNI, making this an always-on configuration. | | 3 | VIN | +PS_3VSB | ✅ | VIN input is correctly connected to +PS_3VSB supply, providing input power to the LDO. | | 4 | VDD | +PS_3VSB | ✅ | VDD input is correctly connected to +PS_3VSB supply, same as VIN. Dual input pins are common in LDO designs for improved power delivery. | | 5 | NC | | ✅ | NC pin is correctly left unconnected as specified. | | 6 | VOUT | +V1P0A | ✅ | VOUT is correctly connected to output capacitors C21 (22uF) and C22 (0.1uF), and to the feedback network through R34. | | 7 | ADJ | +V1P0A_FB | ✅ | ADJ feedback pin is correctly connected to a resistor divider (R34 = 6.04K to VOUT, R35 = 23.7K to GND) that sets the output voltage to 1.0V per the formula Vout = 0.8(1 + R1/R2). | | 8 | GND1 | GND | ✅ | GND1 and GND2 pins are correctly connected to the ground net. | | 9 | GND2 | GND | ✅ | GND1 and GND2 pins are correctly connected to the ground net. | </details> <details> <summary><b>R134</b> - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | V1P0S_PG | ✅ | Connected to V1P0S_PG power good signal from the 1.0V regulator, serving as the input to the gate drive path for power sequencing. | | 2 | 2 | 1P35V_EN | ✅ | Connected to 1P35V_EN which drives the gate of Q5 MOSFET, enabling the 1.35V power rail when the 1.0V supply is stable. | </details> <details> <summary><b>Q5</b> - RXR035N03 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/7466/RXR035N03.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/RXR035N03) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | +VDIMM | ✅ | Drain is correctly connected to +VDIMM input voltage for high-side load switch configuration. | | G | GATE | 1P35V_EN | ✅ | Gate is driven by 1P35V_EN signal through R134 (1K) with C105 (0.1uF) filtering. Gate drive voltage adequacy depends on +VCC level; schematic note requires VGS > 2V which needs +VCC > 3.35V. | | S | SOURCE | +V1P35S | ✅ | Source is correctly connected to +V1P35S output voltage (1.35V) for high-side load switch configuration. | </details> <details> <summary><b>D11</b> - BAT54A-S ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BAT54A-S) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0A_PWRGD | ✅ | Common anode dual Schottky diode correctly configured for wired-AND gate. Pin 3 (common anode) connects to PSGOOD, pins 1 and 2 (cathodes) connect to input signals. The BAT54A-S part number correctly specifies common anode configuration required by this circuit. | | 2 | 2 | SLP_S3_L | ✅ | Common anode dual Schottky diode correctly configured for wired-AND gate. Pin 3 (common anode) connects to PSGOOD, pins 1 and 2 (cathodes) connect to input signals. The BAT54A-S part number correctly specifies common anode configuration required by this circuit. | | 3 | 3 | PSGOOD | ✅ | Common anode dual Schottky diode correctly configured for wired-AND gate. Pin 3 (common anode) connects to PSGOOD, pins 1 and 2 (cathodes) connect to input signals. The BAT54A-S part number correctly specifies common anode configuration required by this circuit. | </details> <details> <summary><b>R60</b> - 110-0001957 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001957) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +PS_3VSB | ✅ | Pull-up resistor correctly connected between +PS_3VSB and PSPUP node, providing high level for intermediate stage of Q1 cascaded inverter. | | 2 | 2 | PSPUP | ✅ | Pull-up resistor correctly connected between +PS_3VSB and PSPUP node, providing high level for intermediate stage of Q1 cascaded inverter. | </details> <details> <summary><b>R61</b> - 110-0001957 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001957) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC3 | ✅ | Pull-up resistor correctly connected between +VCC3 and SYS_PWRGD output, providing high level when Q1B is off. | | 2 | 2 | SYS_PWRGD | ✅ | Pull-up resistor correctly connected between +VCC3 and SYS_PWRGD output, providing high level when Q1B is off. | </details> <details> <summary><b>R206</b> - 110-0001951 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001951) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PSGOOD | ✅ | Pull-up resistor correctly connected between PSGOOD and +V1P8S, forming RC delay circuit with C44 that meets the >100ms delay requirement. | | 2 | 2 | +V1P8S | ✅ | Pull-up resistor correctly connected between PSGOOD and +V1P8S, forming RC delay circuit with C44 that meets the >100ms delay requirement. | </details> <details> <summary><b>R126</b> - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Pull-up resistor correctly connected between +5VSB and 1P5V_EN_B node, providing high level for intermediate stage of Q3 cascaded inverter. | | 2 | 2 | 1P5V_EN_B | ✅ | Pull-up resistor correctly connected between +5VSB and 1P5V_EN_B node, providing high level for intermediate stage of Q3 cascaded inverter. | </details> <details> <summary><b>R125</b> - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC | ✅ | Pull-up resistor correctly connected between +VCC and 1P8V_EN output, providing high level when Q3B is off. | | 2 | 2 | 1P8V_EN | ✅ | Pull-up resistor correctly connected between +VCC and 1P8V_EN output, providing high level when Q3B is off. | </details> <details> <summary><b>R120</b> - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P35S | ✅ | Pull-up resistor correctly connected between +V1P35S and 1P35V_PWG, providing base bias for Q3A input stage. | | 2 | 2 | 1P35V_PWG | ✅ | Pull-up resistor correctly connected between +V1P35S and 1P35V_PWG, providing base bias for Q3A input stage. | </details> <details> <summary><b>Q1</b> - MBT3904 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.mccsemi.com/pdf/Products/MMBT3904%28SOT-23%29.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/MBT3904) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | E1 | GND | ✅ | Emitter of first NPN transistor (E1) correctly connected to ground for common-emitter configuration. | | 2 | B1 | PSGOOD | ✅ | Base of first NPN transistor (B1) correctly connected to PSGOOD signal through RC delay network. | | 3 | C2 | SYS_PWRGD | ✅ | Collector of second NPN transistor (C2) correctly connected to SYS_PWRGD output with pull-up resistor. | | 4 | E2 | GND | ✅ | Emitter of second NPN transistor (E2) correctly connected to ground for common-emitter configuration. | | 5 | B2 | PSPUP | ✅ | Base of second NPN transistor (B2) correctly connected to PSPUP, which is the output of the first stage. | | 6 | C1 | PSPUP | ✅ | Collector of first NPN transistor (C1) correctly connected to PSPUP intermediate node with pull-up resistor. | </details> <details> <summary><b>Q3</b> - MBT3904 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.mccsemi.com/pdf/Products/MMBT3904%28SOT-23%29.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/MBT3904) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | E1 | GND | ✅ | Emitter of first NPN transistor (E1) correctly connected to ground for common-emitter configuration. | | 2 | B1 | 1P35V_PWG | ✅ | Base of first NPN transistor (B1) correctly connected to 1P35V_PWG signal with pull-up resistor. | | 3 | C2 | 1P8V_EN | ✅ | Collector of second NPN transistor (C2) correctly connected to 1P8V_EN output with pull-up resistor. | | 4 | E2 | GND | ✅ | Emitter of second NPN transistor (E2) correctly connected to ground for common-emitter configuration. | | 5 | B2 | 1P5V_EN_B | ✅ | Base of second NPN transistor (B2) correctly connected to 1P5V_EN_B, which is the output of the first stage. | | 6 | C1 | 1P5V_EN_B | ✅ | Collector of first NPN transistor (C1) correctly connected to 1P5V_EN_B intermediate node with pull-up resistor. | </details> <details> <summary><b>FB7</b> - 110-0002124 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC3 | ✅ | Input pin connected to +VCC3 rail. This is the source side of the 0-ohm jumper. | | 2 | 2 | +VCC3S | ✅ | Output pin connected to +VCC3S rail. Creates a separate power domain for CPU use with 43mA current draw. | </details> <details> <summary><b>R306</b> - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_GFX_PG | ✅ | R306 is a 0-ohm resistor connecting VCORE_GFX_PG to 1P0V_EN, enabling power sequencing for the +V1P0S regulator. The connection creates a dependency where U38 is only enabled when the graphics core voltage is good. | | 2 | 2 | 1P0V_EN | ✅ | R306 is a 0-ohm resistor connecting VCORE_GFX_PG to 1P0V_EN, enabling power sequencing for the +V1P0S regulator. The connection creates a dependency where U38 is only enabled when the graphics core voltage is good. | </details> </details> <details> <summary>📤 Upload Missing Datasheets</summary> DRCY was unable to find datasheets for the following components. You can upload datasheets to your repository to use them in future reviews. - **R151, R18, R192, R20, R216, R22, R293, R300, R302, R306, R353, R354, R5, R72, R73, R74** (110-0001853): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001853) - **R120, R124, R13, R14, R183, R190, R191, R2, R209, R210, R211, R220, R221, R260, R268, R319, R400, R71, R810** (110-0001875): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001875) - **R134, R15, R16, R17, R208, R233, R234, R259, R401, R6, R7, R94** (110-0001923): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001923) - **R188** (110-0001941): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001941) - **R206** (110-0001951): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001951) - **R3** (110-0001954): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001954) - **R60, R61** (110-0001957): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001957) - **R179** (110-0001960): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001960) - **R140, R327** (110-0001971): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001971) - **R257** (110-0001984): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0001984) - **R136** (110-0002029): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002029) - **R125, R126, R144, R23, R310, R32, R325, R326, R33** (110-0002058): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002058) - **R21** (110-0002078): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002078) - **FB7, R222, R265, R275** (110-0002124): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002124) - **R150, R24** (110-0002560): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002560) - **R213** (110-0002631): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002631) - **R153** (110-0002726): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0002726) - **R240, R242, R258** (110-0003059): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0003059) - **R34** (110-0003781): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0003781) - **R132** (110-0004465): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004465) - **R813** (110-0004466): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004466) - **R255** (110-0004474): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004474) - **R217, R218, R239** (110-0004476): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004476) - **R25** (110-0004490): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004490) - **R35** (110-0004494): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004494) - **R135** (110-0004498): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004498) - **R76** (110-0004500): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004500) - **R40** (110-0004695): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/110-0004695) - **R832, R833, R834, R835** (1120-0003): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0003) - **R837, R838, R839, R89** (1120-0010): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0010) - **R815, R820, R821, R822, R823, R824, R825, R826, R827, R828, R830, R831, R851** (1120-0011): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0011) - **R836** (1120-0018): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0018) - **R108, R320, R65** (1120-0022): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0022) - **R91, R92** (1120-0025): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0025) - **R95** (1120-0029): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0029) - **R88** (1120-0032): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0032) - **R106** (1120-0037): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0037) - **R167** (1120-0052): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0052) - **R131** (1120-0055): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0055) - **R81** (1120-0099): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0099) - **R105** (1120-0115): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0115) - **R816** (1120-0149): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0149) - **R855** (1120-0168): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0168) - **R814** (1120-0187): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0187) - **R843, R844** (1120-0203): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0203) - **R817** (1120-0267): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0267) - **R96** (1120-0282): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0282) - **R70** (1120-0289): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0289) - **R80** (1120-0329): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0329) - **R146** (1120-0338): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0338) - **R93** (1120-0351): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0351) - **R848** (1120-0359): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0359) - **R37, R62, R63, R64, R78, R79, R840, R841, R842, R849** (1121-0001): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0001) - **R90** (1121-0025): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1121-0025) - **R107** (1130-0002): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1130-0002) - **R853** (1130-0011): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1130-0011) - **R845** (1130-0193): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1130-0193) - **R154, R166** (1130-0234): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1130-0234) - **R168** (1141-0026): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1141-0026) - **C10, C11, C12, C13, C177, C178, C179, C180** (123-0001038): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001038) - **C1, C124, C133, C205, C206, C207, C208, C329, C344, C5, C65** (123-0001056): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001056) - **C2** (123-0001066): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001066) - **C374** (123-0001076): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001076) - **C42, C43** (123-0001082): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001082) - **C175, C176, C252, C253** (123-0001107): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001107) - **C164, C201, C224, C225** (123-0001176): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0001176) - **C331** (123-0004462): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0004462) - **C110, C111, C134, C135, C145, C146, C318, C319, C363, C364, C369, C370** (123-0004765): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0004765) - **C129, C76, C77, C87** (123-0005035): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/123-0005035) - **L11** (125-0004454): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/125-0004454) - **L3** (125-0004501): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/125-0004501) - **FB3** (126-0001423): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/126-0001423) - **FB1, FB11, FB4, FB5, L12, L13, L5, L6** (126-0004457): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/126-0004457) - **D6** (130-0004403): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/130-0004403) - **Q2, Q9** (130-0004413): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/130-0004413) - **U35** (140-0004417): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004417) - **Y1** (145-0004789): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/145-0004789) - **X1, Y2** (145-0004792): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/145-0004792) - **P1** (158-0004513): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/158-0004513) - **J10** (158-0004534): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/158-0004534) - **C35** (2220-0002): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2220-0002) - **C36** (2220-0014): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2220-0014) - **C39, C47** (2220-0025): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2220-0025) - **C45** (2220-0035): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2220-0035) - **C37, C40** (2221-0002): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2221-0002) - **C50** (2222-0008): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2222-0008) - **C24** (2222-0014): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2222-0014) - **C25, C433, C46** (2222-0016): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2222-0016) - **C28, C360** (2232-0012): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2232-0012) - **C48** (2232-0016): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2232-0016) - **C52** (2240-0005): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2240-0005) - **C101, C102, C88, C89, C90** (2242-0014): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/2242-0014) - **J5, J6, J7** (258-0002513): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0002513) - **USB1** (258-0004503): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0004503) - **J1** (258-0004612): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0004612) - **J4** (258-0004869): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0004869) - **JP1** (258-0005019): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/258-0005019) - **FB12** (3044-0010): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3044-0010) - **FB13** (3044-0012): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3044-0012) - **L8** (3120-0183): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3120-0183) - **L18, L4** (3120-0266): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3120-0266) - **CHOKE1, CHOKE2, CHOKE3, CHOKE4, L14, L15, L16, L17** (3142-0014): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3142-0014) - **J11** (3362-0042): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3362-0042) - **J8** (3430-0212): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3430-0212) - **BH1** (353-0003073): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/353-0003073) - **FL1** (3750-0010): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3750-0010) - **SW1** (3770-0026): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3770-0026) - **TH1, TH2, TH3, TH4** (3880-0004): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/3880-0004) - **U42** (4300-0071): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4300-0071) - **U5, U6** (4327-0009): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4327-0009) - **D1, D2** (4560-0045): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4560-0045) - **D13** (4620-0026): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4620-0026) - **TP1, TP17, TP18, TP2, TP4** (999-0000003): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/999-0000003) - **SP1, SP2, SP3, SP4** (999-0000005): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/999-0000005) - **U38** (APL5912KAC-TRGS-X): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/APL5912KAC-TRGS-X) - **U21, U24** (APL5933): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/APL5933) - **D11, D3, D4** (BAT54A-S): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BAT54A-S) - **D10, D5, D8** (BAT754C): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BAT754C) - **L1** (BKP2125HS221-T): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/BKP2125HS221-T) - **U25, U26** (NCP81109GMNTXG): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NCP81109GMNTXG) - **U18** (NTB0104GU12): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTB0104GU12) - **U4, U7** (NTS0102GT): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0102GT) - **U10, U14, U15, U16, U17, U19** (NTS0104GU12): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NTS0104GU12) - **P2** (SCHA5B0200): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/SCHA5B0200) - **U29** (TPD4USB30): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/TPD4USB30) </details> <sub><sup>Note: DRCY uses AI. Please verify the outputs.</sup></sub>
Turbot.prj
AllSpiceAlice (Migrated from staging.allspice.dev) commented 2026-05-27 18:48:41 +00:00
Copy Link

[🚨 Error] Component CPU1, pins AK12, AK13: DDI0_RCOMP pins are swapped. Pin AK13 (D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅, negative) connects to DDI_RCOMP_P, and pin AK12 (DDI0_RCOMP_P, positive) connects to DDI_RCOMP_N. These connections should be reversed.

  • Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative/complement signal of the differential pair (from datasheet 140-0004628, page 213)
  • Pin AK12 is named DDI0_RCOMP_P with _P suffix explicitly indicating the positive signal of the differential pair (from datasheet 140-0004628, page 213)
  • Pin AK13 connects to net DDI_RCOMP_P in the schematic (from schematic)
  • Pin AK12 connects to net DDI_RCOMP_N in the schematic (from schematic)
  • The overline notation on the entire pin name D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ is Intel's way of indicating the negative side of the differential RCOMP pair (reasoning)
  • Standard differential pair naming convention dictates that the negative pin should connect to a net with _N suffix and the positive pin to a net with _P suffix (reasoning)
  • The current connections are reversed: AK13 (negative) connects to _P net and AK12 (positive) connects to _N net (reasoning)
  • These pins should be corrected: AK13 should connect to DDI_RCOMP_N and AK12 should connect to DDI_RCOMP_P (reasoning)
  • R217 (402 ohm) is correctly placed between DDI_RCOMP_N and DDI_RCOMP_P nets as the compensation resistor (from schematic)

Replace a datasheet: 📤 CPU1

[🚨 Error] **Component `CPU1`, pins `AK12, AK13`: DDI0_RCOMP pins are swapped. Pin AK13 (D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅, negative) connects to DDI_RCOMP_P, and pin AK12 (DDI0_RCOMP_P, positive) connects to DDI_RCOMP_N. These connections should be reversed.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="38.07,30.96,45.57,39.05" aspect-ratio="1.29" } - Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative/complement signal of the differential pair *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213>), page 213)* - Pin AK12 is named DDI0_RCOMP_P with _P suffix explicitly indicating the positive signal of the differential pair *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213>), page 213)* - Pin AK13 connects to net DDI_RCOMP_P in the schematic *(from schematic)* - Pin AK12 connects to net DDI_RCOMP_N in the schematic *(from schematic)* - The overline notation on the entire pin name D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ is Intel&#x27;s way of indicating the negative side of the differential RCOMP pair *(reasoning)* - Standard differential pair naming convention dictates that the negative pin should connect to a net with _N suffix and the positive pin to a net with _P suffix *(reasoning)* - The current connections are reversed: AK13 (negative) connects to _P net and AK12 (positive) connects to _N net *(reasoning)* - These pins should be corrected: AK13 should connect to DDI_RCOMP_N and AK12 should connect to DDI_RCOMP_P *(reasoning)* - R217 (402 ohm) is correctly placed between DDI_RCOMP_N and DDI_RCOMP_P nets as the compensation resistor *(from schematic)* <sub>Replace a datasheet: [📤 CPU1](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004628)</sub>
Turbot.prj
AllSpiceAlice (Migrated from staging.allspice.dev) commented 2026-05-27 18:48:41 +00:00
Copy Link

[🚨 Error] Component CPU1, pins AC32, Y32, AA33, AF33, AG33, AG35, U33, U35, V33: CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.

  • These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power (from datasheet 140-0004628, page 213)
  • The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail (from datasheet 140-0004628, page 120)
  • In the schematic, these pins are connected to net +V1P0S (from schematic)
  • The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V (reasoning)
  • The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V (from datasheet 140-0004628, page 121)
  • If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S (reasoning)

Replace a datasheet: 📤 CPU1

[🚨 Error] **Component `CPU1`, pins `AC32, Y32, AA33, AF33, AG33, AG35, U33, U35, V33`: CORE_V1P05_S3 pins connected to +V1P0S (1.0V) instead of specified 1.05V supply. This is a potential voltage specification violation.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="36.71,28.61,61.48,49.63" aspect-ratio="1.29" } - These pins are labeled CORE_V1P05_S3 in the datasheet, indicating they should receive 1.05V core power *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213>), page 213)* - The datasheet specifies V1P05S supply voltage as 1.05V ±2% DC, ±3% AC with 1.3A max current for CORE_V1P05_S3 rail *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=120>), page 120)* - In the schematic, these pins are connected to net +V1P0S *(from schematic)* - The +V1P0S net naming convention indicates a 1.0V supply, which is 50mV (approximately 5%) lower than the specified 1.05V *(reasoning)* - The datasheet also mentions VCC is SVID-controlled with a range of 0.40V to 1.0V, and default boot voltage is 1.0V or 1.1V *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/cd1d32c49e3e4465596d6b5ea414546c5472907c/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=121>), page 121)* - If CORE_V1P05_S3 requires a fixed 1.05V supply per the specification table, connecting to 1.0V would be incorrect and should be changed to +V1P05S *(reasoning)* <sub>Replace a datasheet: [📤 CPU1](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/140-0004628)</sub>
Turbot.prj
AllSpiceAlice (Migrated from staging.allspice.dev) commented 2026-05-27 18:48:41 +00:00
Copy Link

[🚨 Error] Component U40, pins 5, 6: SDA2 and SCL2 pins are connected to GPIO_I2C_SDA and GPIO_I2C_SCL respectively, which route to header JP1. However, these high-voltage side I2C signals are missing required pullup resistors to +3VSB.

  • Pin 5 (SDA2) is connected to GPIO_I2C_SDA net which routes to JP1 pin 15 (from schematic)
  • Pin 6 (SCL2) is connected to GPIO_I2C_SCL net which routes to JP1 pin 13 (from schematic)
  • Pin 5 is SDA2, the serial data on the high-voltage side (from datasheet PCA9306DCUT, page 4)
  • Pin 6 is SCL2, the serial clock on the high-voltage side (from datasheet PCA9306DCUT, page 4)
  • Pin 7 (VREF2) and pin 8 (EN) are connected together to net $20N1576, which connects through R812 (200K) to +3VSB, matching the required configuration (from schematic)
  • The datasheet requires external pullup resistors on open-drain I/O ports to respective supply voltages, with VDPU for side 2 (from datasheet PCA9306DCUT, page 10)
  • The typical application circuits show pullup resistors RPU on both the low-voltage and high-voltage sides (from datasheet PCA9306DCUT, page 17)
  • No pullup resistors are present on GPIO_I2C_SDA or GPIO_I2C_SCL to +3VSB on this schematic page (from schematic)
  • The low-voltage side (pins 3 and 4) has pullup resistors R266 and R267 (10K) to +V1P8S, demonstrating that the designer understood the need for pullups (from schematic)
  • The inconsistency between having pullups on the low-voltage side but not the high-voltage side suggests this is an oversight rather than intentional design (reasoning)
  • While pullup resistors could theoretically be placed on a remote board connected via JP1, this is not documented in any schematic notes and represents poor design practice (reasoning)
  • Without pullup resistors, the I2C bus on the high-voltage side will not function correctly as the open-drain outputs cannot be pulled high (reasoning)
  • Pullup resistors should be added from GPIO_I2C_SCL to +3VSB and from GPIO_I2C_SDA to +3VSB, with values appropriate for the expected bus capacitance and speed (typically 2.2K to 10K for standard I2C) (reasoning)

Replace a datasheet: 📤 U40

[🚨 Error] **Component `U40`, pins `5, 6`: SDA2 and SCL2 pins are connected to GPIO_I2C_SDA and GPIO_I2C_SCL respectively, which route to header JP1. However, these high-voltage side I2C signals are missing required pullup resistors to +3VSB.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="9dc15be70220da2ee936" diff-visibility="full" variant="default" view-coords="23.76,76.83,31.26,84.92" aspect-ratio="1.29" } - Pin 5 (SDA2) is connected to GPIO_I2C_SDA net which routes to JP1 pin 15 *(from schematic)* - Pin 6 (SCL2) is connected to GPIO_I2C_SCL net which routes to JP1 pin 13 *(from schematic)* - Pin 5 is SDA2, the serial data on the high-voltage side *(from datasheet [PCA9306DCUT](<https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=4>), page 4)* - Pin 6 is SCL2, the serial clock on the high-voltage side *(from datasheet [PCA9306DCUT](<https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=4>), page 4)* - Pin 7 (VREF2) and pin 8 (EN) are connected together to net $20N1576, which connects through R812 (200K) to +3VSB, matching the required configuration *(from schematic)* - The datasheet requires external pullup resistors on open-drain I/O ports to respective supply voltages, with VDPU for side 2 *(from datasheet [PCA9306DCUT](<https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=10>), page 10)* - The typical application circuits show pullup resistors RPU on both the low-voltage and high-voltage sides *(from datasheet [PCA9306DCUT](<https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%3A%2F%2Fwww.ti.com%2Flit%2Fgpn%2Fpca9306#page=17>), page 17)* - No pullup resistors are present on GPIO_I2C_SDA or GPIO_I2C_SCL to +3VSB on this schematic page *(from schematic)* - The low-voltage side (pins 3 and 4) has pullup resistors R266 and R267 (10K) to +V1P8S, demonstrating that the designer understood the need for pullups *(from schematic)* - The inconsistency between having pullups on the low-voltage side but not the high-voltage side suggests this is an oversight rather than intentional design *(reasoning)* - While pullup resistors could theoretically be placed on a remote board connected via JP1, this is not documented in any schematic notes and represents poor design practice *(reasoning)* - Without pullup resistors, the I2C bus on the high-voltage side will not function correctly as the open-drain outputs cannot be pulled high *(reasoning)* - Pullup resistors should be added from GPIO_I2C_SCL to +3VSB and from GPIO_I2C_SDA to +3VSB, with values appropriate for the expected bus capacitance and speed (typically 2.2K to 10K for standard I2C) *(reasoning)* <sub>Replace a datasheet: [📤 U40](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/PCA9306DCUT)</sub>
Turbot.prj
AllSpiceAlice (Migrated from staging.allspice.dev) commented 2026-05-27 18:48:41 +00:00
Copy Link

[🚨 Error] Component Q103, pin 1: CRITICAL ERROR: Pin 1 is labeled as Source (S1) in the schematic but is actually the Gate terminal per the datasheet. This pin should be connected to the control signal 5VSB_LSENB, not the output voltage +5VSB.

  • Pin 1 is connected to net +5VSB and labeled as S1 (Source) in the schematic (from schematic)
  • According to the SiSA18ADN datasheet for PowerPAK 1212-8 package, pin 1 is the Gate (G) terminal, not a Source terminal (from datasheet 4820-0071, page 1)
  • The datasheet clearly shows: Pin 1 = G (Gate), Pin 2 = S (Source), Pin 3 = S (Source), Pin 4 = S (Source), Pins 5-8 = D (Drain) (from datasheet 4820-0071, page 1)
  • With pin 1 incorrectly connected to +5VSB instead of the control signal, the MOSFET gate is tied to the output voltage, preventing proper switching control (reasoning)
  • The correct connection should have pin 1 (Gate) connected to the control signal 5VSB_LSENB, which is currently connected to pin 4 (reasoning)
  • This represents a pin assignment error where pins 1 and 4 have been swapped in the component footprint or schematic symbol (reasoning)
All affected pins
Component Q103, pin `1`: CRITICAL ERROR: Pin 1 is labeled as Source (S1) in the schematic but is actually the Gate terminal per the datasheet. This pin should be connected to the control signal 5VSB_LSENB, not the output voltage +5VSB.
  • Pin 1 is connected to net +5VSB and labeled as S1 (Source) in the schematic (from schematic)
  • According to the SiSA18ADN datasheet for PowerPAK 1212-8 package, pin 1 is the Gate (G) terminal, not a Source terminal (from datasheet 4820-0071, page 1)
  • The datasheet clearly shows: Pin 1 = G (Gate), Pin 2 = S (Source), Pin 3 = S (Source), Pin 4 = S (Source), Pins 5-8 = D (Drain) (from datasheet 4820-0071, page 1)
  • With pin 1 incorrectly connected to +5VSB instead of the control signal, the MOSFET gate is tied to the output voltage, preventing proper switching control (reasoning)
  • The correct connection should have pin 1 (Gate) connected to the control signal 5VSB_LSENB, which is currently connected to pin 4 (reasoning)
  • This represents a pin assignment error where pins 1 and 4 have been swapped in the component footprint or schematic symbol (reasoning)
Component Q103, pin `4`: CRITICAL ERROR: This pin is labeled as Gate (G) in the schematic but is actually a Source pin per the datasheet. It should be connected to +5VSB along with pins 2 and 3, not to the control signal 5VSB_LSENB.
  • Pin 4 is connected to net 5VSB_LSENB in the schematic (from schematic)
  • The schematic labels pin 4 as G (Gate terminal) (from schematic)
  • Per the datasheet, pin 4 is a Source (S) terminal, not the Gate (from datasheet 4820-0071, page 1)
  • The datasheet clearly shows in the top view diagram: Pin 4 = S (Source) (from datasheet 4820-0071, page 1)
  • With the current incorrect connection, the control signal 5VSB_LSENB is connected to a source pin instead of the gate (reasoning)
  • 5VSB_LSENB is driven by Q14 and pulled up to +10V through R324 (100K), intended to provide gate drive voltage (from schematic)
  • The correct connection should have pin 1 (actual Gate per datasheet) connected to 5VSB_LSENB for proper gate control (reasoning)

Datasheets: 📄 Q103

Replace a datasheet: 📤 Q103

[🚨 Error] **Component `Q103`, pin `1`: CRITICAL ERROR: Pin 1 is labeled as Source (S1) in the schematic but is actually the Gate terminal per the datasheet. This pin should be connected to the control signal 5VSB_LSENB, not the output voltage +5VSB.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="26.71,59.19,34.21,66.69" aspect-ratio="1.29" } - Pin 1 is connected to net +5VSB and labeled as S1 (Source) in the schematic *(from schematic)* - According to the SiSA18ADN datasheet for PowerPAK 1212-8 package, pin 1 is the Gate (G) terminal, not a Source terminal *(from datasheet [4820-0071](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The datasheet clearly shows: Pin 1 = G (Gate), Pin 2 = S (Source), Pin 3 = S (Source), Pin 4 = S (Source), Pins 5-8 = D (Drain) *(from datasheet [4820-0071](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - With pin 1 incorrectly connected to +5VSB instead of the control signal, the MOSFET gate is tied to the output voltage, preventing proper switching control *(reasoning)* - The correct connection should have pin 1 (Gate) connected to the control signal 5VSB_LSENB, which is currently connected to pin 4 *(reasoning)* - This represents a pin assignment error where pins 1 and 4 have been swapped in the component footprint or schematic symbol *(reasoning)* <details> <summary>All affected pins</summary> <details> <summary>Component <code>Q103</code>, pin `1`: CRITICAL ERROR: Pin 1 is labeled as Source (S1) in the schematic but is actually the Gate terminal per the datasheet. This pin should be connected to the control signal 5VSB_LSENB, not the output voltage +5VSB.</summary> - Pin 1 is connected to net +5VSB and labeled as S1 (Source) in the schematic *(from schematic)* - According to the SiSA18ADN datasheet for PowerPAK 1212-8 package, pin 1 is the Gate (G) terminal, not a Source terminal *(from datasheet [4820-0071](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The datasheet clearly shows: Pin 1 = G (Gate), Pin 2 = S (Source), Pin 3 = S (Source), Pin 4 = S (Source), Pins 5-8 = D (Drain) *(from datasheet [4820-0071](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - With pin 1 incorrectly connected to +5VSB instead of the control signal, the MOSFET gate is tied to the output voltage, preventing proper switching control *(reasoning)* - The correct connection should have pin 1 (Gate) connected to the control signal 5VSB_LSENB, which is currently connected to pin 4 *(reasoning)* - This represents a pin assignment error where pins 1 and 4 have been swapped in the component footprint or schematic symbol *(reasoning)* </details> <details> <summary>Component <code>Q103</code>, pin `4`: CRITICAL ERROR: This pin is labeled as Gate (G) in the schematic but is actually a Source pin per the datasheet. It should be connected to +5VSB along with pins 2 and 3, not to the control signal 5VSB_LSENB.</summary> - Pin 4 is connected to net 5VSB_LSENB in the schematic *(from schematic)* - The schematic labels pin 4 as G (Gate terminal) *(from schematic)* - Per the datasheet, pin 4 is a Source (S) terminal, not the Gate *(from datasheet [4820-0071](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The datasheet clearly shows in the top view diagram: Pin 4 = S (Source) *(from datasheet [4820-0071](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - With the current incorrect connection, the control signal 5VSB_LSENB is connected to a source pin instead of the gate *(reasoning)* - 5VSB_LSENB is driven by Q14 and pulled up to +10V through R324 (100K), intended to provide gate drive voltage *(from schematic)* - The correct connection should have pin 1 (actual Gate per datasheet) connected to 5VSB_LSENB for proper gate control *(reasoning)* </details> </details> Datasheets: [📄 Q103](https://www.vishay.com/docs/63259/sisa18adn.pdf) <sub>Replace a datasheet: [📤 Q103](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4820-0071)</sub>
Turbot.prj
AllSpiceAlice (Migrated from staging.allspice.dev) commented 2026-05-27 18:48:41 +00:00
Copy Link

[🚨 Error] Component Q104, pins 1, 4: Gate and Source pins are incorrectly swapped in the schematic symbol. Pin 1 is labeled as S1 (Source) but should be Gate per datasheet; Pin 4 is labeled as G (Gate) but should be Source per datasheet. This critical error will prevent the MOSFET from functioning.

  • Pin 1 in the schematic is labeled as S1 (Source) and connects to net +3VSB (from schematic)
  • Pin 4 in the schematic is labeled as G (Gate) and connects to net +3VSB_EN (from schematic)
  • According to the datasheet, Pin 1 is the Gate terminal in the PowerPAK 1212-8 package (from datasheet 4820-0071, page 1)
  • According to the datasheet, Pin 4 is a Source terminal in the PowerPAK 1212-8 package (from datasheet 4820-0071, page 1)
  • The schematic symbol has pins 1 and 4 swapped relative to the physical package pinout (reasoning)
  • With this incorrect assignment, the physical gate pin (pin 1) would be connected to the +3VSB output, and the physical source pin (pin 4) would be connected to the +3VSB_EN enable signal (reasoning)
  • This would short the gate to the source through the +3VSB net, preventing the MOSFET from turning on regardless of the enable signal state (reasoning)
  • The enable signal would be connected to a source pin rather than the gate, providing no control over the MOSFET (reasoning)
  • The correct assignment should be: Pin 1 = Gate (connected to +3VSB_EN), Pin 4 = Source (connected to +3VSB) (reasoning)

Replace a datasheet: 📤 Q104

[🚨 Error] **Component `Q104`, pins `1, 4`: Gate and Source pins are incorrectly swapped in the schematic symbol. Pin 1 is labeled as S1 (Source) but should be Gate per datasheet; Pin 4 is labeled as G (Gate) but should be Source per datasheet. This critical error will prevent the MOSFET from functioning.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="25.35,75.65,34.21,84.92" aspect-ratio="1.29" } - Pin 1 in the schematic is labeled as S1 (Source) and connects to net +3VSB *(from schematic)* - Pin 4 in the schematic is labeled as G (Gate) and connects to net +3VSB_EN *(from schematic)* - According to the datasheet, Pin 1 is the Gate terminal in the PowerPAK 1212-8 package *(from datasheet [4820-0071](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - According to the datasheet, Pin 4 is a Source terminal in the PowerPAK 1212-8 package *(from datasheet [4820-0071](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The schematic symbol has pins 1 and 4 swapped relative to the physical package pinout *(reasoning)* - With this incorrect assignment, the physical gate pin (pin 1) would be connected to the +3VSB output, and the physical source pin (pin 4) would be connected to the +3VSB_EN enable signal *(reasoning)* - This would short the gate to the source through the +3VSB net, preventing the MOSFET from turning on regardless of the enable signal state *(reasoning)* - The enable signal would be connected to a source pin rather than the gate, providing no control over the MOSFET *(reasoning)* - The correct assignment should be: Pin 1 = Gate (connected to +3VSB_EN), Pin 4 = Source (connected to +3VSB) *(reasoning)* <sub>Replace a datasheet: [📤 Q104](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/4820-0071)</sub>
Turbot.prj
AllSpiceAlice (Migrated from staging.allspice.dev) commented 2026-05-27 18:48:41 +00:00
Copy Link

[🚨 Error] Component U25, pin 10: SW1 pin is connected to net $23N3731 which feeds the bootstrap capacitor C50 but is isolated from the main output switch node VCORE-SW. This configuration is incorrect as it prevents phase 1 from contributing to the output.

  • Pin 10 (SW1) is connected to net $23N3731 (from schematic)
  • Net $23N3731 connects to C50 pin 2 (bootstrap capacitor) (from schematic)
  • C50 pin 1 connects through R154 to pin 8 (BST), forming a bootstrap circuit (from schematic)
  • Pins 18, 25-29 (SW2-SW7) and pin 51 (SW_PAD) are all connected to VCORE-SW (from schematic)
  • VCORE-SW connects to inductor L18 which connects to the +VCORE output (from schematic)
  • SW1 is isolated from VCORE-SW and has no path to the output (from schematic)
  • In a multiphase buck converter, all switch node pins should connect to the output either directly (parallel phases) or through individual phase inductors (reasoning)
  • The bootstrap circuit requires the switch node to be actively switching and connected to the output to charge the bootstrap capacitor properly (reasoning)
  • With SW1 isolated from VCORE-SW, phase 1 cannot contribute output current and the bootstrap circuit may not function correctly (reasoning)
  • SW1 should be connected to VCORE-SW like the other switch nodes (SW2-SW7) to enable proper multiphase operation (reasoning)

Upload a datasheet: 📤 U25

[🚨 Error] **Component `U25`, pin `10`: SW1 pin is connected to net $23N3731 which feeds the bootstrap capacitor C50 but is isolated from the main output switch node VCORE-SW. This configuration is incorrect as it prevents phase 1 from contributing to the output.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="b412abe41fc6123431ae" diff-visibility="full" variant="default" view-coords="37.39,50.95,44.89,58.45" aspect-ratio="1.29" } - Pin 10 (SW1) is connected to net $23N3731 *(from schematic)* - Net $23N3731 connects to C50 pin 2 (bootstrap capacitor) *(from schematic)* - C50 pin 1 connects through R154 to pin 8 (BST), forming a bootstrap circuit *(from schematic)* - Pins 18, 25-29 (SW2-SW7) and pin 51 (SW_PAD) are all connected to VCORE-SW *(from schematic)* - VCORE-SW connects to inductor L18 which connects to the +VCORE output *(from schematic)* - SW1 is isolated from VCORE-SW and has no path to the output *(from schematic)* - In a multiphase buck converter, all switch node pins should connect to the output either directly (parallel phases) or through individual phase inductors *(reasoning)* - The bootstrap circuit requires the switch node to be actively switching and connected to the output to charge the bootstrap capacitor properly *(reasoning)* - With SW1 isolated from VCORE-SW, phase 1 cannot contribute output current and the bootstrap circuit may not function correctly *(reasoning)* - SW1 should be connected to VCORE-SW like the other switch nodes (SW2-SW7) to enable proper multiphase operation *(reasoning)* <sub>Upload a datasheet: [📤 U25](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/NCP81109GMNTXG)</sub>
Turbot.prj
AllSpiceAlice (Migrated from staging.allspice.dev) commented 2026-05-27 18:48:41 +00:00
Copy Link

[🚨 Error] Component R816, pins 1, 2: R816 is connected between +5VSB and the TON pin of U41 (RT8207) to set the switching frequency. However, the resistor value of 464K does not match the design constraint stated in the schematic notes.

  • Pin 1 of R816 is connected to the +5VSB net (from schematic)
  • Pin 2 of R816 is connected to net $25N1081, which connects to pin 12 (TON) of U41 (from schematic)
  • U41 is an RT8207M DDR power controller (from schematic)
  • The TON pin of the RT8207 sets the switching frequency of the controller (reasoning)
  • A text note on the schematic states 'Rton=806K , F=285KHz' (from schematic)
  • A text note provides the frequency formula: F= (Vin - 0.5) / 3.85pVinRton (from schematic)
  • R816 has a value of 464K ohms (from schematic)
  • Using the given formula with Vin=5V and Rton=464K gives F ≈ 504 kHz (reasoning)
  • Using the given formula with Vin=5V and Rton=806K gives F ≈ 290 kHz, which matches the stated 285 kHz target (reasoning)
  • The actual resistor value of 464K does not achieve the design target frequency of 285 kHz specified in the schematic notes (reasoning)
  • The resistor value should be verified and potentially changed to approximately 806K to meet the stated frequency requirement of 285 kHz (reasoning)

Upload a datasheet: 📤 R816

[🚨 Error] **Component `R816`, pins `1, 2`: R816 is connected between +5VSB and the TON pin of U41 (RT8207) to set the switching frequency. However, the resistor value of 464K does not match the design constraint stated in the schematic notes.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...cd1d32c49e3e4465596d6b5ea414546c5472907c" pr="192" doc-id="1c71bf3d7946c343c7a6" diff-visibility="full" variant="default" view-coords="27.62,35.08,35.12,44.34" aspect-ratio="1.29" } - Pin 1 of R816 is connected to the +5VSB net *(from schematic)* - Pin 2 of R816 is connected to net $25N1081, which connects to pin 12 (TON) of U41 *(from schematic)* - U41 is an RT8207M DDR power controller *(from schematic)* - The TON pin of the RT8207 sets the switching frequency of the controller *(reasoning)* - A text note on the schematic states &#x27;Rton=806K , F=285KHz&#x27; *(from schematic)* - A text note provides the frequency formula: F= (Vin - 0.5) / 3.85p*Vin*Rton *(from schematic)* - R816 has a value of 464K ohms *(from schematic)* - Using the given formula with Vin=5V and Rton=464K gives F ≈ 504 kHz *(reasoning)* - Using the given formula with Vin=5V and Rton=806K gives F ≈ 290 kHz, which matches the stated 285 kHz target *(reasoning)* - The actual resistor value of 464K does not achieve the design target frequency of 285 kHz specified in the schematic notes *(reasoning)* - The resistor value should be verified and potentially changed to approximately 806K to meet the stated frequency requirement of 285 kHz *(reasoning)* <sub>Upload a datasheet: [📤 R816](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/67d9bbe8/.allspice/datasheets/1120-0149)</sub>

Design review closed

This design review cannot be reopened because the branch was deleted.
Sign in to join this conversation.
Reviewers
No Reviewers
AllSpiceAlice
Labels
Clear labels
bug
Something doesn't work
dfm
Design for manufacturing consideration
documentation
Improvements to supporting documentation
eol
End of life component
feature
New feature or request
firmware
Requires FW attention
layout
Requires PCB layout attention
mechanical
Requires ME attention
priority/1 - idea
Nice to have or idea to capture
priority/2 - low
Should be resolved eventually
priority/3 - medium
Should be resolved before product launch
priority/4 - high
Should be resolved before next release
priority/5 - critical
Must be fixed immediately - blocking item
No Label
Milestone
No items
No Milestone
Assignees
Clear assignees
allspice-alex allspice-kyle allspice-omar ian paige shrikanth-allspice
No Assignees
1 Participants
Notifications
Due Date
No due date set.
Dependencies

No dependencies set.

Reference: NoIndexTests/E2E-Turbot-BOMGEN#192
No description provided.
Delete Branch "refs/pull/192/head"

Deleting a branch is permanent. Although the deleted branch may continue to exist for a short time before it actually gets removed, it CANNOT be undone in most cases. Continue?