E2E @ fb7f652f - push to main #198

Open

shrikanthup wants to merge 2 commits from fa1019f8 into main

shrikanthup commented

2026-06-02 19:49:28 +00:00

(Migrated from staging.allspice.dev)

Source: push to main
Ref: fb7f652ffcf7abb49bf0eff429105ea93496c8eb
Mode: e2e
Cache: enabled (s3://allspice-storage-allspice-cloudstaging-staging/datasheet_cache)
Cleanup: auto-closed after 7 days

Resolved config

{
  "dump_analysis_dir": "debug_dump",
  "libraries": [
    {
      "ipn_column": "IPN",
      "mpn_column": "MPN",
      "path": ".allspice/library.csv",
      "type": "csv"
    },
    {
      "digikey_client_id_env": "DIGIKEY_CLIENT_ID",
      "digikey_client_secret_env": "DIGIKEY_CLIENT_SECRET",
      "type": "digikey"
    }
  ]
}

Triggered at 2026-06-02T19:49:25.536594Z. Branch fa1019f8 will be deleted on cleanup.

**Source:** push to main **Ref:** [`fb7f652ffcf7abb49bf0eff429105ea93496c8eb`](https://github.com/AllSpiceIO/connections-checker/tree/fb7f652ffcf7abb49bf0eff429105ea93496c8eb) **Mode:** e2e **Cache:** enabled (s3://allspice-storage-allspice-cloudstaging-staging/datasheet_cache) **Cleanup:** auto-closed after 7 days <details> <summary>Resolved config</summary> ```json { "dump_analysis_dir": "debug_dump", "libraries": [ { "ipn_column": "IPN", "mpn_column": "MPN", "path": ".allspice/library.csv", "type": "csv" }, { "digikey_client_id_env": "DIGIKEY_CLIENT_ID", "digikey_client_secret_env": "DIGIKEY_CLIENT_SECRET", "type": "digikey" } ] } ``` </details> Triggered at 2026-06-02T19:49:25.536594Z. Branch `fa1019f8` will be deleted on cleanup.

AllSpiceAlice commented

2026-06-02 20:03:32 +00:00

(Migrated from staging.allspice.dev)

DRCY has reviewed this Design Review, and there should be a review posted below.

AllSpiceAlice (Migrated from staging.allspice.dev) reviewed 2026-06-02 22:20:42 +00:00

AllSpiceAlice (Migrated from staging.allspice.dev) left a comment

DRCY Connections Checker Review

DRCY reviewed the connections in the 25 page(s) that changed in this DR. From these pages, DRCY selected 396 component(s) to review, and found 13 potential issue(s) in 18 component(s). DRCY has posted comments on the schematic for each potential issue. For more details on the components reviewed and their connections, click on the dropdown below.

Component Details

DRCY selected and reviewed all connections from the following components of the schematic:

CPU1 - INTEL_ATOM_E3825_SOC ❌

DRCY flagged 2 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
BC1	VGA_DDCCLK	CRT_CLK	❌	VGA_DDCCLK and VGA_DDCDATA are DDC (I2C) pins for VGA monitor communication. Each is connected through a 150 ohm resistor to ground. This configuration is incorrect for I2C signaling, which requires pull-up resistors (typically 1K-10K ohms to the I2C voltage rail), not pull-down resistors to ground. Pin BC1 is VGA_DDCCLK (DDC clock) (from schematic) Pin BC2 is VGA_DDCDATA (DDC data) (from schematic) Pin BC1 connects to net CRT_CLK which connects to R39 pin 1, a 150 ohm resistor (from schematic) Pin BC2 connects to net CRT_DAT which connects to R38 pin 1, a 150 ohm resistor (from schematic) R39 and R38 both have pin 2 connected to GND (from schematic) DDC (Display Data Channel) is an I2C-based interface for monitor communication (reasoning) I2C uses open-drain signaling which requires pull-up resistors to function properly (reasoning) Pull-up resistors for I2C are typically in the 1K-10K ohm range connected to the I2C voltage rail (reasoning) A 150 ohm resistor to ground creates a very low impedance path that will prevent proper I2C signaling (reasoning) The open-drain drivers cannot pull the line high against a 150 ohm pull-down to ground (reasoning) These are not proper termination resistors, as I2C termination (when needed) uses series resistors in the signal path, not shunt resistors to ground (reasoning) The resistors should be changed to pull-ups (connected to the appropriate I2C voltage rail) or removed if external pull-ups are present elsewhere (reasoning)
BC2	VGA_DDCDATA	CRT_DAT	❌	VGA_DDCCLK and VGA_DDCDATA are DDC (I2C) pins for VGA monitor communication. Each is connected through a 150 ohm resistor to ground. This configuration is incorrect for I2C signaling, which requires pull-up resistors (typically 1K-10K ohms to the I2C voltage rail), not pull-down resistors to ground. Pin BC1 is VGA_DDCCLK (DDC clock) (from schematic) Pin BC2 is VGA_DDCDATA (DDC data) (from schematic) Pin BC1 connects to net CRT_CLK which connects to R39 pin 1, a 150 ohm resistor (from schematic) Pin BC2 connects to net CRT_DAT which connects to R38 pin 1, a 150 ohm resistor (from schematic) R39 and R38 both have pin 2 connected to GND (from schematic) DDC (Display Data Channel) is an I2C-based interface for monitor communication (reasoning) I2C uses open-drain signaling which requires pull-up resistors to function properly (reasoning) Pull-up resistors for I2C are typically in the 1K-10K ohm range connected to the I2C voltage rail (reasoning) A 150 ohm resistor to ground creates a very low impedance path that will prevent proper I2C signaling (reasoning) The open-drain drivers cannot pull the line high against a 150 ohm pull-down to ground (reasoning) These are not proper termination resistors, as I2C termination (when needed) uses series resistors in the signal path, not shunt resistors to ground (reasoning) The resistors should be changed to pull-ups (connected to the appropriate I2C voltage rail) or removed if external pull-ups are present elsewhere (reasoning)
AK12	DDI0_RCOMP_P	DDI_RCOMP_N	❌	DDI0_RCOMP pins are swapped. Pin AK13 (with overline notation indicating negative) connects to net DDI_RCOMP_P, while pin AK12 (labeled DDI0_RCOMP_P for positive) connects to net DDI_RCOMP_N. The 402 ohm resistor value is correct per datasheet requirements, but the net assignments are reversed relative to the pin definitions. Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative side of the differential compensation pair (from schematic) Pin AK12 is named DDI0_RCOMP_P indicating the positive side of the differential compensation pair (from schematic) Pin AK13 connects to net DDI_RCOMP_P in the schematic (from schematic) Pin AK12 connects to net DDI_RCOMP_N in the schematic (from schematic) R217 is a 402 ohm, 1%, 1/4W resistor connected between nets DDI_RCOMP_P and DDI_RCOMP_N (from schematic) The datasheet specifies an external precision resistor of 402Ω ±1% required between DDI_RCOMP_P and DDI_RCOMP_N for pre-driver slew rate compensation (from datasheet 140-0004628) The resistor value and tolerance match the datasheet requirement (reasoning) Unicode combining overlines in pin names indicate active-low signals or the negative side of differential pairs (reasoning) The net assignments are swapped: pin AK13 (negative) should connect to DDI_RCOMP_N, and pin AK12 (positive) should connect to DDI_RCOMP_P (reasoning) While a resistor is non-polarized and will function electrically, the schematic documentation is incorrect with nets mislabeled relative to pin definitions (reasoning) This violates the principle of matching pin names to net names and could cause confusion or issues if there is any asymmetry in the compensation circuit (reasoning)
AK13	~DDI0_RCOMP	DDI_RCOMP_P	❌	DDI0_RCOMP pins are swapped. Pin AK13 (with overline notation indicating negative) connects to net DDI_RCOMP_P, while pin AK12 (labeled DDI0_RCOMP_P for positive) connects to net DDI_RCOMP_N. The 402 ohm resistor value is correct per datasheet requirements, but the net assignments are reversed relative to the pin definitions. Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative side of the differential compensation pair (from schematic) Pin AK12 is named DDI0_RCOMP_P indicating the positive side of the differential compensation pair (from schematic) Pin AK13 connects to net DDI_RCOMP_P in the schematic (from schematic) Pin AK12 connects to net DDI_RCOMP_N in the schematic (from schematic) R217 is a 402 ohm, 1%, 1/4W resistor connected between nets DDI_RCOMP_P and DDI_RCOMP_N (from schematic) The datasheet specifies an external precision resistor of 402Ω ±1% required between DDI_RCOMP_P and DDI_RCOMP_N for pre-driver slew rate compensation (from datasheet 140-0004628) The resistor value and tolerance match the datasheet requirement (reasoning) Unicode combining overlines in pin names indicate active-low signals or the negative side of differential pairs (reasoning) The net assignments are swapped: pin AK13 (negative) should connect to DDI_RCOMP_N, and pin AK12 (positive) should connect to DDI_RCOMP_P (reasoning) While a resistor is non-polarized and will function electrically, the schematic documentation is incorrect with nets mislabeled relative to pin definitions (reasoning) This violates the principle of matching pin names to net names and could cause confusion or issues if there is any asymmetry in the compensation circuit (reasoning)
A29	RESERVED_A29	GPIO_NC13	✅	RESERVED_A29/GPIO_NC13 is pulled down to GND through a 10K resistor (R102). This provides a defined logic low state for this unused GPIO pin.
B26	DDI0_BKLTCTL		✅	DDI0_BKLTCTL and DDI0_VDDEN are backlight control and VDD enable pins for display interface 0. These pins have no net connections shown in the schematic.
B28	DDI0_VDDEN		✅	DDI0_BKLTCTL and DDI0_VDDEN are backlight control and VDD enable pins for display interface 0. These pins have no net connections shown in the schematic.
B30	GPIO_S0_NC12	$3N566	✅	GPIO_S0_NC12 connects to a DNI test point (TP15), leaving the pin effectively floating. An unused GPIO should have a defined state through a pull-up or pull-down resistor.
C26	DDI0_DDCDATA	HDMI_DDCDAT	✅	DDI0_DDCDATA and DDI0_DDCCLK are connected to HDMI DDC signals for monitor communication. DDI0_BKLTEN has no connection, which is correct for HDMI (backlight enable is only for embedded panels).
C27	DDI0_BKLTEN		✅	DDI0_DDCDATA and DDI0_DDCCLK are connected to HDMI DDC signals for monitor communication. DDI0_BKLTEN has no connection, which is correct for HDMI (backlight enable is only for embedded panels).
C28	DDI0_DDCCLK	HDMI_DDCCLK	✅	DDI0_DDCDATA and DDI0_DDCCLK are connected to HDMI DDC signals for monitor communication. DDI0_BKLTEN has no connection, which is correct for HDMI (backlight enable is only for embedded panels).
C29	RESERVED_C29		✅	These RESERVED pins have no net connections shown in the schematic.
C30	RESERVED_C30		✅	These RESERVED pins have no net connections shown in the schematic.
D27	DDI0_HPD	HDMI_HPD_B	✅	DDI0_HPD connects to HDMI_HPD_B, which is the inverted output from U39. The hot plug detect signal is being inverted by a Schmitt trigger inverter.
D28	RESERVED_D28		✅	These RESERVED pins have no net connections shown in the schematic.
D32	RESERVED_D32		✅	These RESERVED pins have no net connections shown in the schematic.
D34	RESERVED_D34		✅	These RESERVED pins have no net connections shown in the schematic.
F28	RESERVED_F28		✅	These RESERVED pins have no net connections shown in the schematic.
F32	RESERVED_F32		✅	These RESERVED pins have no net connections shown in the schematic.
F34	RESERVED_F34		✅	These RESERVED pins have no net connections shown in the schematic.
G30	DDI1_DDCCLK	GND	✅	DDI1_DDCCLK is tied to GND, indicating DDI1 interface is disabled.
J28	RESERVED_J28		✅	J28 and J34 are RESERVED pins with no connections. J30 is DDI1_BKLTEN (backlight enable) with no connection, consistent with DDI1 being disabled.
J30	DDI1_BKLTEN		✅	J28 and J34 are RESERVED pins with no connections. J30 is DDI1_BKLTEN (backlight enable) with no connection, consistent with DDI1 being disabled.
J34	RESERVED_J34		✅	J28 and J34 are RESERVED pins with no connections. J30 is DDI1_BKLTEN (backlight enable) with no connection, consistent with DDI1 being disabled.
K28	RESERVED_K28		✅	K28 and K34 are RESERVED pins with no connections. K30 is DDI1_HPD (hot plug detect) directly connected to GND, consistent with DDI1 being disabled.
K30	DDI1_HPD	GND	✅	K28 and K34 are RESERVED pins with no connections. K30 is DDI1_HPD (hot plug detect) directly connected to GND, consistent with DDI1 being disabled.
K34	RESERVED_K34		✅	K28 and K34 are RESERVED pins with no connections. K30 is DDI1_HPD (hot plug detect) directly connected to GND, consistent with DDI1 being disabled.
M30	DDI1_BKLTCTL		✅	M30 is DDI1_BKLTCTL (backlight control) and M32 is RESERVED, both with no net connections. This is consistent with DDI1 being disabled.
M32	RESERVED_M32		✅	M30 is DDI1_BKLTCTL (backlight control) and M32 is RESERVED, both with no net connections. This is consistent with DDI1 being disabled.
N30	DDI1_VDDEN		✅	N30 is DDI1_VDDEN (VDD enable) and N32 is RESERVED, both with no net connections. This is consistent with DDI1 being disabled.
N32	RESERVED_N32		✅	N30 is DDI1_VDDEN (VDD enable) and N32 is RESERVED, both with no net connections. This is consistent with DDI1 being disabled.
P14	RESERVED_P14	MCSI_RCOMP	✅	RESERVED_P14/MCSI_RCOMP is connected to GND through a 150 ohm resistor (R213) for MIPI CSI compensation.
P30	DDI1_DDCDATA	DDI1_DDCDAT	✅	DDI1_DDCDATA has a 2.2K ohm pull-down to GND. This is part of disabling the DDI1 interface.
R1	RESERVED_R1		✅	These RESERVED pins have no net connections shown in the schematic.
R3	RESERVED_R3		✅	These RESERVED pins have no net connections shown in the schematic.
T10	RESERVED_T10		✅	These RESERVED pins have no net connections shown in the schematic.
T12	RESERVED_T12		✅	These RESERVED pins have no net connections shown in the schematic.
T13	RESERVED_T13		✅	These RESERVED pins have no net connections shown in the schematic.
T14	RESERVED_T14		✅	These RESERVED pins have no net connections shown in the schematic.
T2	RESERVED_T2		✅	These RESERVED pins have no net connections shown in the schematic.
T3	RESERVED_T3		✅	These RESERVED pins have no net connections shown in the schematic.
T4	RESERVED_T4		✅	These RESERVED pins have no net connections shown in the schematic.
T6	RESERVED_T6		✅	These RESERVED pins have no net connections shown in the schematic.
T7	RESERVED_T7		✅	These RESERVED pins have no net connections shown in the schematic.
T9	RESERVED_T9		✅	These RESERVED pins have no net connections shown in the schematic.
V10	RESERVED_V10		✅	These RESERVED pins have no net connections shown in the schematic.
V13	RESERVED_V13		✅	These RESERVED pins have no net connections shown in the schematic.
V14	RESERVED_V14		✅	These RESERVED pins have no net connections shown in the schematic.
V2	RESERVED_V2		✅	These RESERVED pins have no net connections shown in the schematic.
V3	RESERVED_V3		✅	These RESERVED pins have no net connections shown in the schematic.
V4	RESERVED_V4		✅	These RESERVED pins have no net connections shown in the schematic.
V6	RESERVED_V6		✅	These RESERVED pins have no net connections shown in the schematic.
V9	RESERVED_V9		✅	These RESERVED pins have no net connections shown in the schematic.
W1	RESERVED_W1		✅	These RESERVED pins have no net connections shown in the schematic.
W3	RESERVED_W3		✅	These RESERVED pins have no net connections shown in the schematic.
Y12	RESERVED_Y12		✅	These RESERVED pins have no net connections shown in the schematic.
Y13	RESERVED_Y13		✅	These RESERVED pins have no net connections shown in the schematic.
Y2	RESERVED_Y2		✅	These RESERVED pins have no net connections shown in the schematic.
Y3	RESERVED_Y3		✅	These RESERVED pins have no net connections shown in the schematic.
Y4	RESERVED_Y4		✅	These RESERVED pins have no net connections shown in the schematic.
Y6	RESERVED_Y6		✅	These RESERVED pins have no net connections shown in the schematic.
BA1	VGA_GREEN		✅	VGA_GREEN and VGA_RED are analog video output pins with no net connections shown in the schematic.
BA3	VGA_RED		✅	VGA_GREEN and VGA_RED are analog video output pins with no net connections shown in the schematic.
AB12	RESERVED_AB12		✅	These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines.
AB13	RESERVED_AB13		✅	These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines.
AB14	RESERVED_AB14		✅	These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines.
AB2	RESERVED_AB2		✅	These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines.
AB3	RESERVED_AB3		✅	These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines.
AB7	RESERVED_AB7		✅	These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines.
AB9	RESERVED_AB9		✅	These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines.
AC1	DDI1_TXN_3		✅	DDI1_TXN_3 and DDI1_TXP_3 are differential transmit pins for display interface 1, lane 3. These pins have no net connections, consistent with DDI1 being disabled.
AC3	DDI1_TXP_3		✅	DDI1_TXN_3 and DDI1_TXP_3 are differential transmit pins for display interface 1, lane 3. These pins have no net connections, consistent with DDI1 being disabled.
AD2	DDI1_TXN_2		✅	DDI1_TXN_2 and DDI1_TXP_2 are differential transmit pins for display interface 1, lane 2. These pins have no net connections, consistent with DDI1 being disabled.
AD3	DDI1_TXP_2		✅	DDI1_TXN_2 and DDI1_TXP_2 are differential transmit pins for display interface 1, lane 2. These pins have no net connections, consistent with DDI1 being disabled.
AD4	RESERVED_AD4		✅	These RESERVED pins have no net connections shown in the schematic.
AD6	RESERVED_AD6		✅	These RESERVED pins have no net connections shown in the schematic.
BD2	VGA_HSYNC		✅	VGA_HSYNC and VGA_VSYNC are horizontal and vertical sync outputs for VGA. These pins have no net connections shown in the schematic.
BF2	VGA_VSYNC		✅	VGA_HSYNC and VGA_VSYNC are horizontal and vertical sync outputs for VGA. These pins have no net connections shown in the schematic.
AF13	RESERVED_AF13		✅	AF13 and AF14 are RESERVED pins. AF2 and AF3 are DDI1 differential transmit pins (lane 1). All have no connections, consistent with DDI1 being disabled.
AF14	RESERVED_AF14		✅	AF13 and AF14 are RESERVED pins. AF2 and AF3 are DDI1 differential transmit pins (lane 1). All have no connections, consistent with DDI1 being disabled.
AF2	DDI1_TXN_1		✅	AF13 and AF14 are RESERVED pins. AF2 and AF3 are DDI1 differential transmit pins (lane 1). All have no connections, consistent with DDI1 being disabled.
AF3	DDI1_TXP_1		✅	AF13 and AF14 are RESERVED pins. AF2 and AF3 are DDI1 differential transmit pins (lane 1). All have no connections, consistent with DDI1 being disabled.
AG1	DDI1_TXN_0		✅	DDI1_TXN_0 and DDI1_TXP_0 are differential transmit pins for display interface 1, lane 0. These pins have no net connections, consistent with DDI1 being disabled.
AG3	DDI1_TXP_0		✅	DDI1_TXN_0 and DDI1_TXP_0 are differential transmit pins for display interface 1, lane 0. These pins have no net connections, consistent with DDI1 being disabled.
AH2	RESERVED_VSS3	$3N554	✅	RESERVED_VSS3 is connected to GND through a 0 ohm resistor (R43).
AH3	RESERVED_VSS2	$3N552	✅	RESERVED_VSS2 is connected to GND through a 0 ohm resistor (R46).
AH13	RESERVED_AH13		✅	These RESERVED pins have no net connections shown in the schematic.
AH14	RESERVED_AH14		✅	These RESERVED pins have no net connections shown in the schematic.
AK2	DDI1_AUXN		✅	DDI1_AUXN and DDI1_AUXP are auxiliary channel pins for display interface 1. These pins have no net connections, consistent with DDI1 being disabled.
AK3	DDI1_AUXP		✅	DDI1_AUXN and DDI1_AUXP are auxiliary channel pins for display interface 1. These pins have no net connections, consistent with DDI1 being disabled.
AL1	DDI0_AUXN		✅	DDI0_AUXN and DDI0_AUXP are auxiliary channel pins for display interface 0 (HDMI). These pins have no net connections shown in the schematic.
AL3	DDI0_AUXP		✅	DDI0_AUXN and DDI0_AUXP are auxiliary channel pins for display interface 0 (HDMI). These pins have no net connections shown in the schematic.
AM2	RESERVED_VSS1	$3N589	✅	RESERVED_VSS1 is connected to GND through a 0 ohm resistor (R41).
AM3	RESERVED_VSS0	$3N579	✅	RESERVED_VSS0 is connected to GND through a 0 ohm resistor (R42).
AM13	RESERVED_AM13		✅	These RESERVED pins have no net connections shown in the schematic.
AM14	RESERVED_AM14		✅	These RESERVED pins have no net connections shown in the schematic.
AP2	DDI0_TXN_3	HDMI_CLK_DN	✅	DDI0_TXN_3 and DDI0_TXP_3 are the differential clock pair for HDMI output, connected to HDMI_CLK_DN and HDMI_CLK_DP nets respectively. This is correct for HDMI clock transmission.
AP3	DDI0_TXP_3	HDMI_CLK_DP	✅	DDI0_TXN_3 and DDI0_TXP_3 are the differential clock pair for HDMI output, connected to HDMI_CLK_DN and HDMI_CLK_DP nets respectively. This is correct for HDMI clock transmission.
AR1	DDI0_TXN_2	HDMI_TX0_DN	✅	DDI0_TXN_2 and DDI0_TXP_2 are differential data lane 2 for HDMI output, connected to HDMI_TX0_DN and HDMI_TX0_DP nets respectively. This is correct for HDMI data transmission.
AR3	DDI0_TXP_2	HDMI_TX0_DP	✅	DDI0_TXN_2 and DDI0_TXP_2 are differential data lane 2 for HDMI output, connected to HDMI_TX0_DN and HDMI_TX0_DP nets respectively. This is correct for HDMI data transmission.
AT2	DDI0_TXP_1	HDMI_TX1_DP	✅	DDI0_TXN_1 and DDI0_TXP_1 are differential data lane 1 for HDMI output, connected to HDMI_TX1_DN and HDMI_TX1_DP nets respectively. This is correct for HDMI data transmission.
AT3	DDI0_TXN_1	HDMI_TX1_DN	✅	DDI0_TXN_1 and DDI0_TXP_1 are differential data lane 1 for HDMI output, connected to HDMI_TX1_DN and HDMI_TX1_DP nets respectively. This is correct for HDMI data transmission.
AV2	DDI0_TXN_0	HDMI_TX2_DN	✅	DDI0_TXN_0 and DDI0_TXP_0 are differential data lane 0 for HDMI output, connected to HDMI_TX2_DN and HDMI_TX2_DP nets respectively. This is correct for HDMI data transmission.
AV3	DDI0_TXP_0	HDMI_TX2_DP	✅	DDI0_TXN_0 and DDI0_TXP_0 are differential data lane 0 for HDMI output, connected to HDMI_TX2_DN and HDMI_TX2_DP nets respectively. This is correct for HDMI data transmission.
AW1	VGA_IREF	$3N548	✅	VGA_IREF is connected to GND through a 357 ohm resistor (R40) to set the VGA DAC reference current.
AY2	VGA_BLUE		✅	VGA_BLUE is an analog video output pin with no net connection shown. VGA_IRTN is the current return pin correctly connected to GND.
AY3	VGA_IRTN	GND	✅	VGA_IRTN is correctly connected to GND as the return path for VGA DAC current.

U39 - SN74LVC1G14DCKR ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	NC		✅	NC (No Connect) pin has no net connection, which is acceptable per the datasheet as this pin has no internal connection.
2	A	HDMI_HPD	✅	Input pin A is correctly connected to HDMI_HPD signal for Schmitt-trigger conditioning and inversion.
3	GND	GND	✅	GND pin is correctly connected to the ground net.
4	Y	HDMI_HPD_B	✅	Output pin Y is correctly connected to HDMI_HPD_B, providing the inverted and conditioned HPD signal to CPU1 pin D27.
5	VCC	+V1P8S	✅	VCC pin is correctly connected to +V1P8S (1.8V) power rail with bypass capacitor C375 nearby, which is within the acceptable 1.65V to 5.5V range.

R38 - 150 ohm 1% 1/16W 0402 ❌

DRCY flagged 1 potential issues in this component.

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	CRT_DAT	❌	150Ω resistor incorrectly configured as a pull-down on the VGA DDC data line (CRT_DAT). Pin 1 connects to CRT_DAT (VGA_DDCDATA from CPU1 pin BC2) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors. Pin 1 is connected to net CRT_DAT (from schematic) Pin 2 is connected to GND (from schematic) Net CRT_DAT connects to CPU1 pin BC2 (VGA_DDCDATA) (from schematic) This creates a 150Ω pull-down resistor configuration from the DDC data line to ground (reasoning) VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning) I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning) Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning) Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning) The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning) R38 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning) The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)
2	2	GND	❌	150Ω resistor incorrectly configured as a pull-down on the VGA DDC data line (CRT_DAT). Pin 1 connects to CRT_DAT (VGA_DDCDATA from CPU1 pin BC2) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors. Pin 1 is connected to net CRT_DAT (from schematic) Pin 2 is connected to GND (from schematic) Net CRT_DAT connects to CPU1 pin BC2 (VGA_DDCDATA) (from schematic) This creates a 150Ω pull-down resistor configuration from the DDC data line to ground (reasoning) VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning) I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning) Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning) Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning) The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning) R38 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning) The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)

R39 - 150 ohm 1% 1/16W 0402 ❌

DRCY flagged 1 potential issues in this component.

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	CRT_CLK	❌	150Ω resistor incorrectly configured as a pull-down on the VGA DDC clock line (CRT_CLK). Pin 1 connects to CRT_CLK (VGA_DDCCLK from CPU1 pin BC1) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors. Pin 1 is connected to net CRT_CLK (from schematic) Pin 2 is connected to GND (from schematic) Net CRT_CLK connects to CPU1 pin BC1 (VGA_DDCCLK) (from schematic) This creates a 150Ω pull-down resistor configuration from the DDC clock line to ground (reasoning) VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning) I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning) Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning) Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning) The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning) R39 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning) The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)
2	2	GND	❌	150Ω resistor incorrectly configured as a pull-down on the VGA DDC clock line (CRT_CLK). Pin 1 connects to CRT_CLK (VGA_DDCCLK from CPU1 pin BC1) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors. Pin 1 is connected to net CRT_CLK (from schematic) Pin 2 is connected to GND (from schematic) Net CRT_CLK connects to CPU1 pin BC1 (VGA_DDCCLK) (from schematic) This creates a 150Ω pull-down resistor configuration from the DDC clock line to ground (reasoning) VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning) I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning) Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning) Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning) The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning) R39 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning) The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)

R40 - 357R resistor ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$3N548	✅	357Ω reference resistor for VGA DAC current setting. Pin 1 connects to VGA_IREF (CPU1 pin AW1) and pin 2 connects to GND. This configuration is correct per the datasheet requirements for setting the VGA DAC reference current.
2	2	GND	✅	357Ω reference resistor for VGA DAC current setting. Pin 1 connects to VGA_IREF (CPU1 pin AW1) and pin 2 connects to GND. This configuration is correct per the datasheet requirements for setting the VGA DAC reference current.

R213 - 150 ohm 1% 1/16W 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	MCSI_RCOMP	✅	R213 is correctly connected as a 150Ω compensation resistor between MCSI_RCOMP and ground for MIPI Camera Serial Interface.
2	2	GND	✅	R213 is correctly connected as a 150Ω compensation resistor between MCSI_RCOMP and ground for MIPI Camera Serial Interface.

R217 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DDI_RCOMP_N	✅	402Ω compensation resistor correctly placed between DDI_RCOMP pins, though the net names are swapped relative to the CPU pin functions. The resistor value and tolerance (1%) match datasheet requirements.
2	2	DDI_RCOMP_P	✅	402Ω compensation resistor correctly placed between DDI_RCOMP pins, though the net names are swapped relative to the CPU pin functions. The resistor value and tolerance (1%) match datasheet requirements.

R102 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND to provide the ground reference for the pull-down resistor.
2	2	GPIO_NC13	✅	Connected to GPIO_NC13 (CPU1 pin A29) to pull down the unused GPIO.

CPU1 - INTEL_ATOM_E3825_SOC ❌

DRCY flagged 1 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
BC24	SD3_CD#	SD3_CD#	❌	SD3_CD# (card detect) and SD3_WP (write protect) are incorrectly shorted together via R354 (0Ω). These signals serve fundamentally different purposes and must remain independent for proper SD card interface operation. Pin BC24 (SD3_CD#) connects to net SD3_CD# (from schematic) Pin BD5 (SD3_WP_BD5) connects to net SD3_WP (from schematic) R354 (0Ω resistor, part 110-0001853) connects SD3_WP to SD3_CD#, electrically shorting these two signals together (from schematic) R354 has PLACE attribute set (not DNI), indicating it is intended to be populated (from schematic) A schematic note states 'Bay Trail-I Different---> Pin BD5', suggesting pin BD5 may have special characteristics in this processor variant (from schematic) SD3_CD# is the SD card 3 card detect input (active low), which indicates whether a card is physically inserted in the slot (from datasheet 140-0004628) SD3_WP is the SD card 3 write protect input, which indicates whether the card's write protect switch is engaged (from datasheet 140-0004628) Card detect and write protect are separate mechanical switches on SD card connectors that serve distinct purposes: card detect indicates card presence, while write protect indicates whether the card should be read-only (reasoning) Shorting these signals together prevents the system from distinguishing between card insertion status and write protection status, as both signals will always have the same state (reasoning) With this connection, whenever a card is detected (SD3_CD# pulled low by card insertion), the write protect signal is also pulled low, incorrectly indicating the card is write-protected regardless of the actual write protect switch position (reasoning) The processor provides separate pins for these functions, indicating they are designed to operate independently (reasoning) If write protect functionality is not needed, the correct approach would be to pull SD3_WP to the appropriate logic level (typically high to indicate 'not write protected') or leave it unconnected, not tie it to the card detect signal (reasoning) The 'Bay Trail-I Different' note may indicate special handling requirements for pin BD5 in this processor variant, but this does not justify shorting functionally independent signals together (reasoning) R354 should be removed (DNI) and the SD3_WP signal should either be pulled high (if write protect is not used) or connected to the actual write protect switch on the SD card connector (if write protect functionality is desired) (reasoning)
BD5	SD3_WP_BD5	SD3_WP	❌	SD3_CD# (card detect) and SD3_WP (write protect) are incorrectly shorted together via R354 (0Ω). These signals serve fundamentally different purposes and must remain independent for proper SD card interface operation. Pin BC24 (SD3_CD#) connects to net SD3_CD# (from schematic) Pin BD5 (SD3_WP_BD5) connects to net SD3_WP (from schematic) R354 (0Ω resistor, part 110-0001853) connects SD3_WP to SD3_CD#, electrically shorting these two signals together (from schematic) R354 has PLACE attribute set (not DNI), indicating it is intended to be populated (from schematic) A schematic note states 'Bay Trail-I Different---> Pin BD5', suggesting pin BD5 may have special characteristics in this processor variant (from schematic) SD3_CD# is the SD card 3 card detect input (active low), which indicates whether a card is physically inserted in the slot (from datasheet 140-0004628) SD3_WP is the SD card 3 write protect input, which indicates whether the card's write protect switch is engaged (from datasheet 140-0004628) Card detect and write protect are separate mechanical switches on SD card connectors that serve distinct purposes: card detect indicates card presence, while write protect indicates whether the card should be read-only (reasoning) Shorting these signals together prevents the system from distinguishing between card insertion status and write protection status, as both signals will always have the same state (reasoning) With this connection, whenever a card is detected (SD3_CD# pulled low by card insertion), the write protect signal is also pulled low, incorrectly indicating the card is write-protected regardless of the actual write protect switch position (reasoning) The processor provides separate pins for these functions, indicating they are designed to operate independently (reasoning) If write protect functionality is not needed, the correct approach would be to pull SD3_WP to the appropriate logic level (typically high to indicate 'not write protected') or leave it unconnected, not tie it to the card detect signal (reasoning) The 'Bay Trail-I Different' note may indicate special handling requirements for pin BD5 in this processor variant, but this does not justify shorting functionally independent signals together (reasoning) R354 should be removed (DNI) and the SD3_WP signal should either be pulled high (if write protect is not used) or connected to the actual write protect switch on the SD card connector (if write protect functionality is desired) (reasoning)
C24	~PROCHOT	VR_HOT_L	✅	PROCHOT# is connected through R255 (73.2Ω) pull-up to +V1P0S. The unusually low resistance value may be intentional for fast response or current limiting.
BA12	SATA_GP0	SATA_GP0	✅	SATA_GP0 is connected through R220 (10kΩ) pull-down to GND for SATA general purpose signal 0.
BA16	SATA_RXN_1	SATA1_RXN	✅	SATA_RXN_1 is connected through AC coupling capacitor C177 (0.01µF) to the mSATA interface, which is required for SATA signaling.
BA26	SD3_D3	SD3_D3	✅	SD3_D3 and LPE_I2S2_FRM are connected to their respective nets for SD card 3 data and I2S frame sync signals.
BA30	LPE_I2S2_FRM	LPE_I2S_FRM	✅	SD3_D3 and LPE_I2S2_FRM are connected to their respective nets for SD card 3 data and I2S frame sync signals.
BB5	RESERVED_VSS6	RESERVED_VSS6	✅	RESERVED_VSS6 is connected through R72 (0Ω) to GND, which is correct for reserved ground pins.
BB7	RESERVED_VSS7	RESERVED_VSS7	✅	RESERVED_VSS7 is connected through R192 (0Ω) to GND, which is correct for reserved ground pins.
BB10	RESERVED_VSS4	ICLK_SATA_TERMP	✅	RESERVED_VSS4 is connected through R73 (0Ω) to GND, which is correct for reserved ground pins.
BC10	RESERVED_VSS5	ICLK_SATA_TERMN	✅	RESERVED_VSS5 is connected through R74 (0Ω) to GND, which is correct for reserved ground pins.
BC30	LPE_I2S2_DATAOUT	LPE_I2S_DATOUT	✅	LPE_I2S2_DATAOUT is connected through R259 (1kΩ) to GPIO_S5_10_UNLOCK and has an optional DNI pull-down R260 (10kΩ) to GND.
BD7	~PCIE_CLKREQ_1	CLKREQ1_B	✅	PCIe clock request signals (CLKREQ0-3, active low) are connected with 10kΩ pull-ups to +V1P8S, which is correct for these active-low open-drain signals.
BE3	~PCIE_CLKREQ_3	mPCIe_CLKREQ3_B	✅	PCIe clock request signals (CLKREQ0-3, active low) are connected with 10kΩ pull-ups to +V1P8S, which is correct for these active-low open-drain signals.
BG3	~PCIE_CLKREQ_0	CLKREQ0_B	✅	PCIe clock request signals (CLKREQ0-3, active low) are connected with 10kΩ pull-ups to +V1P8S, which is correct for these active-low open-drain signals.
BG5	~PCIE_CLKREQ_2	LAN_CLKREQ2_B	✅	PCIe clock request signals (CLKREQ0-3, active low) are connected with 10kΩ pull-ups to +V1P8S, which is correct for these active-low open-drain signals.
BD10	SATA_TXP1	SATA1_TXP	✅	SATA_TXP1 is connected through AC coupling capacitor C179 (0.01µF) to the mSATA interface, which is required for SATA signaling.
BD22	~SD3_PWREN	/SD3+PWREN	✅	SD3_PWREN (active low) is connected to test point TP11 (DNI) for SD card 3 power enable signal.
BD26	SD3_D1	SD3_D1	✅	SD3_D1 and LPE_I2S2_DATAIN are connected to their respective nets for SD card 3 data and I2S data input signals.
BD28	LPE_I2S2_DATAIN	LPE_I2S_DATIN	✅	SD3_D1 and LPE_I2S2_DATAIN are connected to their respective nets for SD card 3 data and I2S data input signals.
BF6	SATA_TXP_0	SATA0_TXP	✅	SATA_TXP_0 and SATA_TXN_0 are connected through AC coupling capacitors C10 and C11 (0.01µF) to the SATA connector, which is required for SATA signaling.
BG7	SATA_TXN_0	SATA0_TXN	✅	SATA_TXP_0 and SATA_TXN_0 are connected through AC coupling capacitors C10 and C11 (0.01µF) to the SATA connector, which is required for SATA signaling.
BF10	SATA_TXN_1	SATA1_TXN	✅	SATA_TXN_1 is connected through AC coupling capacitor C180 (0.01µF) to the mSATA interface, which is required for SATA signaling.
BF20	HDA_LPE_RCOMP	HDA_RCOMP	✅	HDA_LPE_RCOMP is connected through R242 (49.9Ω) to GND for HD Audio compensation, which matches the datasheet requirement.
BF22	SD3_1P8EN	SD3_1P8EN	✅	SD3_1P8EN is connected to test point TP12 (DNI) for SD card 3 1.8V enable signal.
BF26	SD3_RCOMP	SD3_RCOMP	✅	SD3_RCOMP is connected through R258 (49.9Ω) to GND for SD card 3 compensation, which matches the datasheet requirement.
BF28	LPE_I2S2_CLK	LPE_I2S_CLK	✅	LPE_I2S2_CLK is connected to net LPE_I2S_CLK for Low Power Engine I2S clock signal.
AK7	RESERVED_AK7		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
AK9	RESERVED_AK9		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
AV10	RESERVED_AV10		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
AV9	RESERVED_AV9		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BA18	SD2_CLK		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BA24	~MMC1_RST		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BB3	RESERVED_BB3		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BB4	RESERVED_BB4		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BC18	SD2_CMD		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BD18	~SD2_D3_CD		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BG18	GPIO_S0_SC_15		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BG19	HDA_SDI0		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BG20	HDA_SDO		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BG21	HDA_SDI1		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BG22	~HDA_RST		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BH18	GPIO_S0_SC_14		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BH20	HDA_SYNC		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
BJ21	HDA_CLK		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
N34	RESERVED_N34		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
P34	RESERVED_P34		✅	These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise.
AP4	PCIE_TXN_3	mPCIE_TX_N	✅	PCIE_TXN_3 and PCIE_TXP_3 are connected to nets mPCIE_TX_N and mPCIE_TX_P respectively for PCIe lane 3 transmit to mini-PCIe slot.
AP6	PCIE_TXP_3	mPCIE_TX_P	✅	PCIE_TXN_3 and PCIE_TXP_3 are connected to nets mPCIE_TX_N and mPCIE_TX_P respectively for PCIe lane 3 transmit to mini-PCIe slot.
AP7	PCIE_RXN_3	mPCIE_RX_N	✅	PCIE_RXN_3 and PCIE_RXP_3 are connected to nets mPCIE_RX_N and mPCIE_RX_P respectively for PCIe lane 3 receive from mini-PCIe slot.
AP9	PCIE_RXP_3	mPCIE_RX_P	✅	PCIE_RXN_3 and PCIE_RXP_3 are connected to nets mPCIE_RX_N and mPCIE_RX_P respectively for PCIe lane 3 receive from mini-PCIe slot.
AP10	PCIE_RXN_2	PCIE_RXN2	✅	PCIE_RXN_2 and PCIE_RXP_2 are connected to nets PCIE_RXN2 and PCIE_RXP2 respectively for PCIe lane 2 receive differential pair.
AP12	PCIE_RXP_2	PCIE_RXP2	✅	PCIE_RXN_2 and PCIE_RXP_2 are connected to nets PCIE_RXN2 and PCIE_RXP2 respectively for PCIe lane 2 receive differential pair.
AP13	PCIE_RCOMP_N_AP13_AP13	PCIE_RCOMP_N	✅	PCIE_RCOMP_N and PCIE_RCOMP_P are connected via R218 (402Ω ±1%) for PCIe compensation, which matches the datasheet requirement.
AP14	PCIE_RCOMP_P_AP14_AP14	PCIE_RCOMP_P	✅	PCIE_RCOMP_N and PCIE_RCOMP_P are connected via R218 (402Ω ±1%) for PCIe compensation, which matches the datasheet requirement.
AT6	PCIE_TXN_2	PCIE_TXN2	✅	PCIE_TXN_2 and PCIE_TXP_2 are connected to nets PCIE_TXN2 and PCIE_TXP2 respectively for PCIe lane 2 transmit differential pair.
AT7	PCIE_TXP_2	PCIE_TXP2	✅	PCIE_TXN_2 and PCIE_TXP_2 are connected to nets PCIE_TXN2 and PCIE_TXP2 respectively for PCIe lane 2 transmit differential pair.
AT9	PCIE_RXN_1		✅	PCIE_RXN_1 and PCIE_RXP_1 are not connected, indicating PCIe lane 1 is not used in this design.
AT10	PCIE_RXP_1		✅	PCIE_RXN_1 and PCIE_RXP_1 are not connected, indicating PCIe lane 1 is not used in this design.
AT13	PCIE_RXN_0		✅	PCIE_RXN_0 and PCIE_RXP_0 are not connected, indicating PCIe lane 0 is not used in this design.
AT14	PCIE_RXP_0		✅	PCIE_RXN_0 and PCIE_RXP_0 are not connected, indicating PCIe lane 0 is not used in this design.
AT18	SATA_RCOMP_N_AT18	SATA_RCOMP_N	✅	SATA_RCOMP_N and SATA_RCOMP_P are connected via R239 (402Ω ±1%) for SATA compensation, which matches the datasheet requirement.
AU18	SATA_RCOMP_P_AU18	SATA_RCOMP_P	✅	SATA_RCOMP_N and SATA_RCOMP_P are connected via R239 (402Ω ±1%) for SATA compensation, which matches the datasheet requirement.
AT20	MMC1_D3		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AT22	MMC1_CLK		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AT26	MMC1_D6		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AT28	SD3_D0	SD3_D0	✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AU20	MMC1_D7		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AU22	MMC1_D1		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AU26	MMC1_D5		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AV20	MMC1_D0		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AV22	MMC1_D2		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AV26	MMC1_CMD		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AY24	MMC1_D4		✅	MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design.
AU16	SATA_RXP_0	SATA0_RXP	✅	SATA_RXP_0 is connected through AC coupling capacitor C13 (0.01µF) to the SATA connector, which is required for SATA signaling.
AU28	SD3_D2	SD3_D2	✅	SD3_D2 is connected to net SD3_D2 for SD card 3 data bit 2.
AV4	PCIE_TXN_1		✅	PCIE_TXN_1 and PCIE_TXP_1 are not connected, indicating PCIe lane 1 is not used in this design.
AV6	PCIE_TXP_1		✅	PCIE_TXN_1 and PCIE_TXP_1 are not connected, indicating PCIe lane 1 is not used in this design.
AV16	SATA_RXN_0	SATA0_RXN	✅	SATA_RXN_0 is connected through AC coupling capacitor C12 (0.01µF) to the SATA connector, which is required for SATA signaling.
AV28	SD3_CMD	SD3_CMD	✅	SD3_CMD is connected to net SD3_CMD for SD card 3 command signal.
AY6	PCIE_TXN_0		✅	PCIE_TXN_0 and PCIE_TXP_0 are not connected, indicating PCIe lane 0 is not used in this design.
AY7	PCIE_TXP_0		✅	PCIE_TXN_0 and PCIE_TXP_0 are not connected, indicating PCIe lane 0 is not used in this design.
AY12	~SATA_LED	SATA_LED_B	✅	SATA_LED# is connected through R179 (220Ω) to a jumper J6 for SATA activity LED indication.
AY14	SATA_GP1	SATA_GP1	✅	SATA_GP1 is connected through R221 (10kΩ) pull-down to GND for SATA general purpose signal 1.
AY16	SATA_RXP_1	SATA1_RXP	✅	SATA_RXP_1 is connected through AC coupling capacitor C178 (0.01µF) to the mSATA interface, which is required for SATA signaling.
AY18	MMC1_RCOMP	MMC1_RCOMP	✅	MMC1_RCOMP is connected through R240 (49.9Ω) to GND for eMMC interface compensation, which matches the datasheet requirement.
AY20	SD2_D0		✅	SD2 interface pins (CLK, D0-D2) are not connected, indicating the SD card 2 interface is not used in this design.
AY26	SD3_CLK	SD3_CLK	✅	SD2 interface pins (CLK, D0-D2) are not connected, indicating the SD card 2 interface is not used in this design.
BA20	SD2_D2		✅	SD2 interface pins (CLK, D0-D2) are not connected, indicating the SD card 2 interface is not used in this design.
BD20	SD2_D1		✅	SD2 interface pins (CLK, D0-D2) are not connected, indicating the SD card 2 interface is not used in this design.

C13 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SATA0_RXP_C	✅	AC coupling capacitor for SATA RX+ signal between connector and CPU.
2	2	SATA0_RXP	✅	AC coupling capacitor for SATA RX+ signal between connector and CPU.

C11 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SATA0_TXN_C	✅	AC coupling capacitor for SATA TX- signal between connector and CPU.
2	2	SATA0_TXN	✅	AC coupling capacitor for SATA TX- signal between connector and CPU.

C12 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SATA0_RXN_C	✅	AC coupling capacitor for SATA RX- signal between connector and CPU.
2	2	SATA0_RXN	✅	AC coupling capacitor for SATA RX- signal between connector and CPU.

J3 - HDR_7POS_SER_GOLD_SATA_R/A ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Ground pin connected to GND net, providing signal return path for SATA interface.
2	2	SATA0_TXP_C	✅	SATA transmit positive signal (TX+) from host to device, AC coupled through C10.
3	3	SATA0_TXN_C	✅	SATA transmit negative signal (TX-) from host to device, AC coupled through C11.
4	4	GND	✅	Ground pin connected to GND net, providing signal return path between TX and RX differential pairs.
5	5	SATA0_RXN_C	✅	SATA receive negative signal (RX-) from device to host, AC coupled through C12.
6	6	SATA0_RXP_C	✅	SATA receive positive signal (RX+) from device to host, AC coupled through C13.
7	7	GND	✅	Ground pin connected to GND net, providing signal return path for SATA interface.
8	MH1	GND_EARTH	✅	Mounting hole connected to GND_EARTH for chassis grounding and EMI shielding.
9	MH2	GND_EARTH	✅	Mounting hole connected to GND_EARTH for chassis grounding and EMI shielding.

C10 - 0.01uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SATA0_TXP_C	✅	AC coupling capacitor for SATA TX+ signal between connector and CPU.
2	2	SATA0_TXP	✅	AC coupling capacitor for SATA TX+ signal between connector and CPU.

C177 - 123-0001038 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	mSATA_RX_N	✅	Pin 1 connects to mSATA_RX_N, the negative receive signal from an mSATA connector. This is the connector-side of the AC coupling capacitor.
2	2	SATA1_RXN	✅	Pin 2 connects to SATA1_RXN, which connects to CPU1 pin BA16. This is the CPU-side of the AC coupling capacitor.

C178 - 123-0001038 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	mSATA_RX_P	✅	Pin 1 connects to mSATA_RX_P, the positive receive signal from an mSATA connector. This is the connector-side of the AC coupling capacitor.
2	2	SATA1_RXP	✅	Pin 2 connects to SATA1_RXP, which connects to CPU1 pin AY16. This is the CPU-side of the AC coupling capacitor.

C179 - 123-0001038 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	mSATA_TX_P	✅	Pin 1 connects to mSATA_TX_P, the positive transmit signal to an mSATA connector. This is the connector-side of the AC coupling capacitor.
2	2	SATA1_TXP	✅	Pin 2 connects to SATA1_TXP, which connects to CPU1 pin BD10. This is the CPU-side of the AC coupling capacitor.

C180 - 123-0001038 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	mSATA_TX_N	✅	Pin 1 connects to mSATA_TX_N, the negative transmit signal to an mSATA connector. This is the connector-side of the AC coupling capacitor.
2	2	SATA1_TXN	✅	Pin 2 connects to SATA1_TXN, which connects to CPU1 pin BF10. This is the CPU-side of the AC coupling capacitor.

R239 - 110-0004476 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SATA_RCOMP_N	✅	402 ohm SATA RCOMP resistor correctly connected between SATA_RCOMP_P and SATA_RCOMP_N pins of the CPU for SATA interface impedance calibration.
2	2	SATA_RCOMP_P	✅	402 ohm SATA RCOMP resistor correctly connected between SATA_RCOMP_P and SATA_RCOMP_N pins of the CPU for SATA interface impedance calibration.

R74 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pin 1 is correctly connected to GND, serving as one terminal of a 0-ohm resistor.
2	2	ICLK_SATA_TERMN	✅	Pin 2 is correctly connected to ICLK_SATA_TERMN, which connects to CPU1 pin BC10 (RESERVED_VSS5), a reserved ground pin that should be connected to GND.

R73 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pin 1 is correctly connected to GND, serving as one terminal of a 0-ohm resistor.
2	2	ICLK_SATA_TERMP	✅	Pin 2 is correctly connected to ICLK_SATA_TERMP, which connects to CPU1 pin BB10 (RESERVED_VSS4), a reserved ground pin that should be connected to GND.

J6 - HDR_2POS_DUAL_TIN ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8S	✅	Connected to +V1P8S supply rail. Provides 1.8V power source for SATA LED circuit when jumper is installed.
2	2	SATA_LED_R	✅	Connected to SATA_LED_R net, which connects through R179 to the CPU SATA LED output. Completes the LED enable circuit when jumpered to pin 1.

R179 - 110-0001960 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SATA_LED_B	✅	Connected to CPU SATA_LED_B signal (active low). Serves as current limiting resistor for SATA activity LED circuit.
2	2	SATA_LED_R	✅	Connected to SATA_LED_R net, which connects to jumper J6. Completes the LED current path when jumper is installed.

R220 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pin 1 is connected to GND, providing the ground reference for the pull-down resistor on SATA_GP0.
2	2	SATA_GP0	✅	Pin 2 is connected to SATA_GP0, which connects to CPU1 pin BA12, forming a pull-down resistor configuration.

R221 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pin 1 is connected to GND, providing the ground reference for the pull-down resistor on SATA_GP1.
2	2	SATA_GP1	✅	Pin 2 is connected to SATA_GP1, which connects to CPU1 pin AY14, forming a pull-down resistor configuration.

R218 - 110-0004476 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PCIE_RCOMP_P	✅	R218 is a 402 ohm resistor connected between the PCIE_RCOMP_P and PCIE_RCOMP_N pins of the Intel Atom E3825 SOC, providing impedance calibration for the PCIe interface. The connection follows typical RCOMP design patterns and is consistent with the SATA RCOMP implementation on the same SOC.
2	2	PCIE_RCOMP_N	✅	R218 is a 402 ohm resistor connected between the PCIE_RCOMP_P and PCIE_RCOMP_N pins of the Intel Atom E3825 SOC, providing impedance calibration for the PCIe interface. The connection follows typical RCOMP design patterns and is consistent with the SATA RCOMP implementation on the same SOC.

R190 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	CLKREQ1_B	✅	Pin 1 connects to CLKREQ1_B, which is the PCIE_CLKREQ_1 signal from the CPU. This is the pull-up connection point for the active-low PCIe clock request signal.
2	2	+V1P8S	✅	Pin 2 connects to +V1P8S, providing the pull-up voltage for the CLKREQ1_B signal. This is correct for a 1.8V I/O voltage domain.

R71 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LAN_CLKREQ2_B	✅	Pin 1 connects to LAN_CLKREQ2_B, which is the PCIE_CLKREQ_2 signal from the CPU. This is the pull-up connection point for the active-low PCIe clock request signal used for the LAN interface.
2	2	+V1P8S	✅	Pin 2 connects to +V1P8S, providing the pull-up voltage for the LAN_CLKREQ2_B signal. This is correct for a 1.8V I/O voltage domain.

R191 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	CLKREQ0_B	✅	Pin 1 connects to CLKREQ0_B, which is the PCIE_CLKREQ_0 signal from the CPU. This is the pull-up connection point for the active-low PCIe clock request signal.
2	2	+V1P8S	✅	Pin 2 connects to +V1P8S, providing the pull-up voltage for the CLKREQ0_B signal. This is correct for a 1.8V I/O voltage domain.

R2 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	mPCIe_CLKREQ3_B	✅	Pin 1 connects to mPCIe_CLKREQ3_B, which is the PCIE_CLKREQ_3 signal from the CPU. This is the pull-up connection point for the active-low PCIe clock request signal used for the mini-PCIe interface.
2	2	+V1P8S	✅	Pin 2 connects to +V1P8S, providing the pull-up voltage for the mPCIe_CLKREQ3_B signal. This is correct for a 1.8V I/O voltage domain.

R72 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	RESERVED_VSS6	✅	Pin 1 connects to CPU1 pin BB5 (RESERVED_VSS6), a reserved ground pin on the Intel Atom E3825 SOC.
2	2	GND	✅	Pin 2 connects to the GND net, providing the ground connection for the reserved CPU pin.

R192 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	RESERVED_VSS7	✅	Pin 1 connects to CPU1 pin BB7 (RESERVED_VSS7), a reserved ground pin on the Intel Atom E3825 SOC.
2	2	GND	✅	Pin 2 connects to the GND net, providing the ground connection for the reserved CPU pin.

R354 - RES_0Ohm_1%_1/10W_0402 ❌

DRCY flagged 1 potential issues in this component.

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SD3_WP	❌	This 0 ohm resistor connects SD3_WP (write protect) to SD3_CD# (card detect), tying together two functionally distinct SD card interface signals. This connection is unusual and likely incorrect, as write protect and card detect should typically be independent signals. Pin 1 is connected to net SD3_WP, which connects to CPU1 pin BD5 (SD3_WP_BD5) (from schematic) Pin 2 is connected to net SD3_CD#, which connects to CPU1 pin BC24 (SD3_CD#) (from schematic) R354 is a 0 ohm resistor that directly connects the write protect signal to the card detect signal (from schematic) SD3_WP (write protect) indicates whether the SD card's write protect switch is engaged, while SD3_CD# (card detect) indicates whether a card is physically present in the slot (reasoning) These two signals serve different functions and should typically be independent in a standard SD card interface (reasoning) Connecting WP and CD# together means when a card is detected (CD# low), WP also goes low (indicating write protected), and when no card is present (CD# high), WP goes high (not write protected), which does not make logical sense (reasoning) A text note on the schematic states 'Bay Trail-I Different--> Pin BD5', suggesting pin BD5 may have special handling on the Bay Trail-I processor (from schematic) The Bay Trail-I specific note about pin BD5 could indicate this connection is intentional due to processor-specific requirements, though the functional logic remains unclear (reasoning) Without the CPU datasheet, it cannot be definitively confirmed whether this connection is required for Bay Trail-I, but standard SD card interface design would not connect these signals (reasoning) Recommendation: Verify with the Intel Atom E3825 (Bay Trail-I) datasheet whether pin BD5 requires connection to the card detect signal, or if these signals should be separated (reasoning)
2	2	SD3_CD#	❌	This 0 ohm resistor connects SD3_WP (write protect) to SD3_CD# (card detect), tying together two functionally distinct SD card interface signals. This connection is unusual and likely incorrect, as write protect and card detect should typically be independent signals. Pin 1 is connected to net SD3_WP, which connects to CPU1 pin BD5 (SD3_WP_BD5) (from schematic) Pin 2 is connected to net SD3_CD#, which connects to CPU1 pin BC24 (SD3_CD#) (from schematic) R354 is a 0 ohm resistor that directly connects the write protect signal to the card detect signal (from schematic) SD3_WP (write protect) indicates whether the SD card's write protect switch is engaged, while SD3_CD# (card detect) indicates whether a card is physically present in the slot (reasoning) These two signals serve different functions and should typically be independent in a standard SD card interface (reasoning) Connecting WP and CD# together means when a card is detected (CD# low), WP also goes low (indicating write protected), and when no card is present (CD# high), WP goes high (not write protected), which does not make logical sense (reasoning) A text note on the schematic states 'Bay Trail-I Different--> Pin BD5', suggesting pin BD5 may have special handling on the Bay Trail-I processor (from schematic) The Bay Trail-I specific note about pin BD5 could indicate this connection is intentional due to processor-specific requirements, though the functional logic remains unclear (reasoning) Without the CPU datasheet, it cannot be definitively confirmed whether this connection is required for Bay Trail-I, but standard SD card interface design would not connect these signals (reasoning) Recommendation: Verify with the Intel Atom E3825 (Bay Trail-I) datasheet whether pin BD5 requires connection to the card detect signal, or if these signals should be separated (reasoning)

R240 - 49.9 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND, providing ground reference for the MMC1 RCOMP termination resistor.
2	2	MMC1_RCOMP	✅	Connected to MMC1_RCOMP on CPU1 pin AY18, providing impedance compensation for the MMC1 interface.

R242 - 110-0003059 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDA_RCOMP	✅	Pin 1 connects to HDA_RCOMP net (CPU1 pin BF20, HDA_LPE_RCOMP). This provides the compensation resistor for the High Definition Audio interface impedance calibration.
2	2	GND	✅	Pin 2 connects to GND, providing the ground reference for the HDA compensation resistor. This is the correct configuration for a single-ended RCOMP pin.

R260 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LPE_I2S_DATOUT	✅	Connected to LPE_I2S_DATOUT signal from CPU. This pin would provide pull-down function if populated, but component is marked DNI.
2	2	GND	✅	Connected to GND, would provide pull-down function if populated, but component is marked DNI.

R259 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GPIO_S5_10_UNLOCK	✅	Connected to GPIO_S5_10_UNLOCK net. This pin is part of a series resistor configuration between the CPU's I2S/GPIO pin and another signal.
2	2	LPE_I2S_DATOUT	✅	Connected to LPE_I2S_DATOUT signal from CPU. This pin forms a series resistor between the CPU's I2S data output and GPIO_S5_10_UNLOCK signal.

R268 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LPE_I2S_FRM	✅	Connected to LPE_I2S_FRM signal from CPU. This pin connects to the I2S frame sync signal which also functions as GPIO_S0_SC63 for hardware strapping.
2	2	+V1P8S	✅	Connected to +V1P8S power rail, providing pull-up function for the I2S frame sync signal.

R219 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8S	✅	Connected to +V1P8S to provide pull-up option for GPIO_S0_SC_56. Component is DNI (Do Not Install) by default.
2	2	GPIO_S0_SC_56	✅	Connected to GPIO_S0_SC_56, forming part of a hardware strapping configuration. Component is DNI by default.

R189 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND to provide pull-down option for GPIO_S0_SC_56. Component is DNI (Do Not Install) by default.
2	2	GPIO_S0_SC_56	✅	Connected to GPIO_S0_SC_56, forming part of a hardware strapping configuration. Component is DNI by default.

R255 - 110-0004474 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VR_HOT_L	✅	R255 is a 73.2 ohm pull-up resistor connecting the CPU's PROCHOT signal (VR_HOT_L) to +V1P0S (1.0V). This is likely incorrect; PROCHOT is an I/O signal that should typically be pulled up to the I/O voltage rail (+V1P8S, 1.8V) rather than the core voltage (+V1P0S, 1.0V) for proper signal integrity and compatibility with Bay Trail processor I/O specifications.
2	2	+V1P0S	✅	R255 is a 73.2 ohm pull-up resistor connecting the CPU's PROCHOT signal (VR_HOT_L) to +V1P0S (1.0V). This is likely incorrect; PROCHOT is an I/O signal that should typically be pulled up to the I/O voltage rail (+V1P8S, 1.8V) rather than the core voltage (+V1P0S, 1.0V) for proper signal integrity and compatibility with Bay Trail processor I/O specifications.

C148 - 123-0004408 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND_EARTH	✅	Pin 1 connects to GND_EARTH, which is the chassis ground from the SATA connector mounting holes. This is correct for a safety/EMI suppression capacitor.
2	2	GND	✅	Pin 2 connects to GND, the main circuit ground. This is correct for a safety/EMI suppression capacitor between chassis and circuit ground.

CPU1 - INTEL_ATOM_E3825_SOC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A9	ILB_RTC_X2	BRTCX2	✅	ILB_RTC_X2 connects to 32.768kHz RTC crystal with 18pF load capacitor and 10M feedback resistor. The calculated load capacitance is approximately 11pF, which is close to but slightly below the target 12.5pF noted on the schematic.
A13	GPIO_S5_9	SOC_USB_HOST_EN1	✅	GPIO_S5_9 connects to SOC_USB_HOST_EN1, likely used as a USB host port enable signal.
A17	GPIO_S5_3	mPCIE_WAKEB	✅	GPIO_S5_3 connects to mPCIE_WAKEB with optional 2.2K pull-up (DNI). This GPIO can function as PMC_WAKE_PCIE[3]# per the datasheet.
A21	PCU_SPI_MOSI	SOC_SPI_MOSI	✅	PCU_SPI_MOSI connects through 0-ohm series resistor R103 to SOC_SPI_MOSI-R. This is the SPI master out slave in signal.
A25	SVID_DATA	SVID_DATA	✅	SVID_DATA connects through 16.9-ohm series resistor R101 to SVID_DATA-R. This matches Intel's requirement for approximately 20-ohm series resistance on SVID signals.
B7	PMC_CORE_PWROK	PMC_CORE_PWROK	✅	PMC_CORE_PWROK connects through 0-ohm resistor R59 to SYS_PWRGD. This signal indicates core power is stable and ready.
B8	ILB_RTC_EXTPAD	BVCCRTC_EXTPAD	✅	ILB_RTC_EXTPAD connects to 0.1uF decoupling capacitor C41 to GND. This provides filtering for the RTC external pad.
B10	~PMC_RSMRST	PMC_RSMRST	✅	PMC_RSMRST connects with 10K pull-up to +3VSB, 100K pull-down to GND, and 10pF capacitor to GND. This RC network provides >10us delay as required by the schematic note.
B14	GPIO_S5_6	BOM_OP2	✅	GPIO_S5_6 connects to BOM_OP2, likely used as a board option configuration signal.
B16	GPIO_S5_1	SOC_GPIO_S5_1	✅	GPIO_S5_1 connects to SOC_GPIO_S5_1, a general purpose GPIO signal.
B18	GPIO_S5_0	SOC_GPIO_S5_0	✅	GPIO_S5_0 connects to SOC_GPIO_S5_0, a general purpose GPIO signal.
B22	PCU_SPI_MISO	SOC_SPI_MISO	✅	PCU_SPI_MISO connects through 0-ohm series resistor R36 to SOC_SPI_MISO-R. This is the SPI master in slave out signal.
B24	~SVID_ALERT	SVID_ALERT	✅	SVID_ALERT connects through 20-ohm series resistor R100 to SVID_ALERT-R, which has 69.8-ohm pull-up to +V1P0S. This matches Intel's SVID requirements.
C9	ILB_RTC_X1	BRTCX1	✅	ILB_RTC_X1 connects to 32.768kHz RTC crystal with 18pF load capacitor and 10M feedback resistor. The calculated load capacitance is approximately 11pF, which is close to but slightly below the target 12.5pF noted on the schematic.
C11	~ILB_RTC_TEST	ILB_RTC_TESTB	✅	ILB_RTC_TEST connects to net ILB_RTC_TESTB. This is the RTC test signal.
C12	~ILB_RTC_RST	RTCRST_L	✅	ILB_RTC_RST connects with 20K pull-up to +RTCVCC and 1uF capacitor to GND. This provides proper reset timing for the RTC.
C13	GPIO_S5_8	SOC_USB_HOST_EN0	✅	GPIO_S5_8 connects to SOC_USB_HOST_EN0, likely used as a USB host port enable signal.
C15	GPIO_S5_7	BOM_OP3	✅	GPIO_S5_7 connects to BOM_OP3, likely used as a board option configuration signal.
C16	GPIO_S5_5	BOM_OP1	✅	GPIO_S5_5 connects to BOM_OP1, likely used as a board option configuration signal.
C17	GPIO_S5_4	BOM_OP4	✅	GPIO_S5_4 connects to BOM_OP4, likely used as a board option configuration signal.
C18	GPIO_S5_2	SOC_GPIO_S5_2	✅	GPIO_S5_2 connects to SOC_GPIO_S5_2, a general purpose GPIO signal.
C19	GPIO_S5_10	GPIO_S5_10_UNLOCK	✅	GPIO_S5_10 connects to GPIO_S5_10_UNLOCK, likely used as a configuration or unlock signal.
C21	~PCU_SPI_CS_11	SOC_SPI_CS1B	✅	PCU_SPI_CS_11 connects to R235 (0 ohm, DNI), leaving this SPI chip select effectively unconnected. This is acceptable if SPI CS1 is not used in the design.
C22	PCU_SPI_CLK	SOC_SPI_CLK	✅	PCU_SPI_CLK connects through 0-ohm series resistor R98 to SOC_SPI_CLK-R with optional 10pF capacitor (DNI) to GND. This is the SPI clock signal.
C23	~PCU_SPI_CS_00	SOC_SPI_CS0B	✅	PCU_SPI_CS_00 connects through 0-ohm series resistor R99 to SOC_SPI_CS0B-R. This is the primary SPI chip select signal.
C25	SVID_CLK	SVID_CLK-R	✅	SVID_CLK connects to net SVID_CLK-R, providing the 25MHz Serial VID clock to the voltage regulator.
D14	TAP_TCK	XDP_H_TCK	✅	TAP_TCK connects with 51-ohm pull-down to GND. This is the JTAG clock input with appropriate termination.
D18	~TAP_PRDY	XDP_H_PRDYB	✅	TAP_PRDY connects to XDP_H_PRDYB, providing the JTAG probe ready signal.
D20	PMC_ACPRESENT	PMC_ACPRESENT	✅	PMC_ACPRESENT connects with 2.2K pull-up to +V1P8A. This signal indicates AC power is present.
D22	~PMC_SLP_S3	PMC_SLP_S3_L	✅	PMC_SLP_S3 connects through level shifter U19 from 1.8V to 3.3V domain, outputting as SLP_S3_L with optional 2.2K pull-up (DNI). This is the S3 sleep state signal.
D26	PMC_SUSPWRDNACK	SUSPWRDNACK	✅	PMC_SUSPWRDNACK connects with 10K pull-up to +V1P8A and to test point TP14 (DNI). This is the suspend power down acknowledge signal.
F12	TAP_TDI	XDP_H_TDI	✅	TAP_TDI connects with 51-ohm pull-up to +V1P8A. This is the JTAG data input with appropriate termination.
F14	TAP_TMS	XDP_H_TMS	✅	TAP_TMS connects with 51-ohm pull-up to +V1P8A. This is the JTAG mode select with appropriate termination.
F16	~TAP_PREQ	XDP_H_PREQB	✅	TAP_PREQ connects to XDP_H_PREQB, providing the JTAG probe request signal.
F18	~PMC_SLP_S0IX	PMC_SLP_S0IX	✅	PMC_SLP_S0IX connects to test point TP10 (DNI). This is the S0ix sleep state signal.
F20	~PMC_PLTRST	PMC_PLTRST_R_V1P8	✅	PMC_PLTRST connects through level shifter U19 from 1.8V to 3.3V domain, outputting as PMC_PLTRST_L with optional 2.2K pull-up (DNI). This is the platform reset signal.
F22	~PMC_SLP_S4	PMC_SLP_S4_L	✅	PMC_SLP_S4 connects through level shifter U19 from 1.8V to 3.3V domain, outputting as SLP_S4_L with optional 2.2K pull-up (DNI). This is the S4 sleep state signal.
F26	~PMC_WAKE_PCIE_0	PMC_PCIE_WAKE_R	✅	PMC_WAKE_PCIE_0 connects through Schottky diode D3 to PMC_PCIE_WAKE with 2.2K pull-up to +3VSB and 1K pull-up to +V1P8A. This is the PCIe wake signal with proper OR-ing and pull-ups.
G12	~TAP_TRST	XDP_H_TRSTB	✅	TAP_TRST connects with 51-ohm pull-down to GND. This is the JTAG reset with appropriate termination.
G16	TAP_TDO	XDP_H_TDO	✅	TAP_TDO connects to XDP_H_TDO, providing the JTAG data output.
G18	~PMC_SUS_STAT	LPCPD_L	✅	PMC_SUS_STAT connects to LPCPD_L and test point TP7 (DNI). This is the suspend status signal.
G24	PMC_SUSCLK0_G24	PMC_SUSCLK0	✅	PMC_SUSCLK0_G24 connects through level shifter U19 from 1.8V to 3.3V domain, outputting as SUSCLK_3P3 with optional pull-ups (DNI). This is the suspend clock signal.
J18	GPIO_S5_25	XDP_H_OBSDATA_A2	✅	GPIO_S5_25 connects to XDP_H_OBSDATA_A2, likely used for debug observation data.
J20	GPIO_S5_14	GPIO_S514_J20	✅	GPIO_S5_14 connects with 10K pull-up to +V1P8A. This GPIO can function as USB_ULPI_RST# per the datasheet.
J24	GPIO_S5_17	GPIO_S5_17	✅	GPIO_S5_17 connects to jumper J7 with 10K pull-up to +V1P8S. This provides a configuration jumper for the GPIO.
J26	~PMC_PWRBTN	PMC_PWRBTN	✅	PMC_PWRBTN connects through diode OR circuit D10 to PS_OUT_L and 3VSB_OK with optional 20K pull-up (DNI). This is the power button input.
K18	GPIO_S5_27	EXP_GPIO1	✅	GPIO_S5_27 connects to EXP_GPIO1, likely routed to an expansion connector.
K20	GPIO_S5_28	EXP_GPIO2	✅	GPIO_S5_28 connects to EXP_GPIO2, likely routed to an expansion connector.
K24	GPIO_S5_22	GPIO_D2_LED_CTRL	✅	GPIO_S5_22 connects to GPIO_D2_LED_CTRL, likely used for LED control.
K26	~PMC_BATLOW	PMC_BATLOW	✅	PMC_BATLOW connects with 20K pull-up to +V1P8A. This signal indicates battery low condition.
M18	GPIO_S5_26	XDP_H_OBSDATA_A3	✅	GPIO_S5_26 connects to XDP_H_OBSDATA_A3, likely used for debug observation data.
M20	GPIO_S5_24	XDP_H_OBSDATA_A1	✅	GPIO_S5_24 connects to XDP_H_OBSDATA_A1, likely used for debug observation data.
M22	GPIO_S5_29	EXP_GPIO3	✅	GPIO_S5_29 connects to EXP_GPIO3, likely routed to an expansion connector.
M24	GPIO_S5_30	EXP_GPIO4	✅	GPIO_S5_30 connects to EXP_GPIO4, likely routed to an expansion connector.
N24	GPIO_S5_23	XDP_H_OBSDATA_A0	✅	GPIO_S5_23 connects to XDP_H_OBSDATA_A0, likely used for debug observation data.
N26	GPIO_RCOMP	GPIO_RCOMP	✅	GPIO_RCOMP connects to 49.9-ohm resistor R238 to GND. This provides the required compensation for GPIO signals.
BA28	SIO_SPI_MISO	SOC_SIO_SPI_MISO	✅	SIO_SPI_MISO connects to SOC_SIO_SPI_MISO, providing SPI master in slave out from the Serial I/O block.
BA34	~SIO_UART1_RTS	SIO_UART1_RTSB	✅	SIO_UART1_RTS connects to SIO_UART1_RTSB, providing UART1 request to send from the Serial I/O block.
AD9	RESERVED_AD9		✅	RESERVED pins AD9, AD10, and AD12 are left unconnected as specified by the datasheet.
AD10	RESERVED_AD10		✅	RESERVED pins AD9, AD10, and AD12 are left unconnected as specified by the datasheet.
AD12	RESERVED_AD12		✅	RESERVED pins AD9, AD10, and AD12 are left unconnected as specified by the datasheet.
AD13	ICLK_RCOMP	ICLK_RCOMP	✅	ICLK_RCOMP connects to 47.5-ohm resistor R214 to GND. This provides the required compensation for the integrated clock RCOMP function.
AD14	ICLK_ICOMP	ICLK_ICOMP	✅	ICLK_ICOMP connects to 4.02K-ohm resistor R215 to GND. This provides the required compensation for the integrated clock ICOMP function.
BD32	~SIO_UART2_RTS		✅	SIO_UART2_RTS is left unconnected, indicating UART2 hardware flow control is not used in this design.
BD34	SIO_UART2_TXD	SIO_UART2_TXD	✅	SIO_UART2_TXD connects to net SIO_UART2_TXD, providing UART2 transmit data from the Serial I/O block.
AF4	PCIE_CLKP_00		✅	PCIe clock pairs 0 and 1 (PCIE_CLKP_00/PCIE_CLKN_00 and PCIE_CLKP_11/PCIE_CLKN_11) are left unconnected, indicating these PCIe ports are not used in this design.
AF6	PCIE_CLKN_00		✅	PCIe clock pairs 0 and 1 (PCIE_CLKP_00/PCIE_CLKN_00 and PCIE_CLKP_11/PCIE_CLKN_11) are left unconnected, indicating these PCIe ports are not used in this design.
AF7	PCIE_CLKP_11		✅	PCIe clock pairs 0 and 1 (PCIE_CLKP_00/PCIE_CLKN_00 and PCIE_CLKP_11/PCIE_CLKN_11) are left unconnected, indicating these PCIe ports are not used in this design.
AF9	PCIE_CLKN_11		✅	PCIe clock pairs 0 and 1 (PCIE_CLKP_00/PCIE_CLKN_00 and PCIE_CLKP_11/PCIE_CLKN_11) are left unconnected, indicating these PCIe ports are not used in this design.
BF32	~SIO_UART2_CTS		✅	SIO_UART2_CTS is left unconnected, indicating UART2 hardware flow control is not used in this design.
BF34	SIO_UART2_RXD	SIO_UART2_RXD	✅	SIO_UART2_RXD connects to net SIO_UART2_RXD, providing UART2 receive data from the Serial I/O block.
BG9	~PMC_RSTBTN	PMC_RSTBTN	✅	PMC_RSTBTN connects to net PMC_RSTBTN, providing the reset button input to the power management controller.
AH10	ICLK_OSCOUT	XTAL25_OUT	✅	ICLK_OSCOUT (AH10) and ICLK_OSCIN (AH12) are correctly connected to a 25MHz crystal (Y2) with appropriate load capacitors and feedback resistor to achieve the specified 18pF load capacitance.
AH12	ICLK_OSCIN	XTAL25_IN	✅	ICLK_OSCOUT (AH10) and ICLK_OSCIN (AH12) are correctly connected to a 25MHz crystal (Y2) with appropriate load capacitors and feedback resistor to achieve the specified 18pF load capacitance.
BH4	PMC_PLT_CLK_22		✅	PMC platform clocks 0, 1, 2, and 4 are left unconnected, indicating these clock outputs are not used in this design.
BH5	PMC_PLT_CLK_11		✅	PMC platform clocks 0, 1, 2, and 4 are left unconnected, indicating these clock outputs are not used in this design.
BH6	PMC_PLT_CLK_44		✅	PMC platform clocks 0, 1, 2, and 4 are left unconnected, indicating these clock outputs are not used in this design.
BH7	PMC_PLT_CLK_00		✅	PMC platform clocks 0, 1, 2, and 4 are left unconnected, indicating these clock outputs are not used in this design.
BH8	PMC_PLT_CLK_33	I2S_MCLK	✅	PMC_PLT_CLK_33 connects to I2S_MCLK, providing platform clock 3 as the I2S master clock.
AK4	PCIE_CLKN_22	PCIE_CLK-N2	✅	PCIE_CLKN_22 and PCIE_CLKP_22 connect to nets PCIE_CLK-N2 and PCIE_CLK-P2 respectively. This is PCIe clock pair 2.
AK6	PCIE_CLKP_22	PCIE_CLK-P2	✅	PCIE_CLKN_22 and PCIE_CLKP_22 connect to nets PCIE_CLK-N2 and PCIE_CLK-P2 respectively. This is PCIe clock pair 2.
BJ9	PMC_PLT_CLK_55		✅	PMC_PLT_CLK_55 is left unconnected, indicating this clock output is not used in this design.
AM4	PCIE_CLKN_33	mPCIE_REFCLK_N	✅	PCIE_CLKN_33 and PCIE_CLKP_33 connect to mPCIE_REFCLK_N and mPCIE_REFCLK_P respectively. This provides the reference clock to the mPCIe slot.
AM6	PCIE_CLKP_33	mPCIE_REFCLK_P	✅	PCIE_CLKN_33 and PCIE_CLKP_33 connect to mPCIE_REFCLK_N and mPCIE_REFCLK_P respectively. This provides the reference clock to the mPCIe slot.
AM9	RESERVED_AM9		✅	RESERVED pins AM9 and AM10 are left unconnected as specified by the datasheet.
AM10	RESERVED_AM10		✅	RESERVED pins AM9 and AM10 are left unconnected as specified by the datasheet.
AT32	SIO_PWM_11	SOC_PWM1	✅	SIO_PWM_11 connects to SOC_PWM1, providing PWM output 1 from the Serial I/O block.
AT34	RESERVED		✅	RESERVED pin AT34 is left unconnected as specified by the datasheet.
AU32	SIO_PWM_00	SOC_PWM0	✅	SIO_PWM_00 connects to SOC_PWM0, providing PWM output 0 from the Serial I/O block.
AU34	SIO_UART1_RXD	SIO_UART1_RXD	✅	SIO_UART1_RXD connects to net SIO_UART1_RXD, providing UART1 receive data from the Serial I/O block.
AV32	~SIO_SPI_CS	SOC_SIO_SPI_CS1	✅	SIO_SPI_CS connects to SOC_SIO_SPI_CS1, providing SPI chip select from the Serial I/O block.
AV34	SIO_UART1_TXD	SIO_UART1_TXD	✅	SIO_UART1_TXD connects to net SIO_UART1_TXD, providing UART1 transmit data from the Serial I/O block.
AY28	SIO_SPI_MOSI	SOC_SIO_SPI_MOSI	✅	SIO_SPI_MOSI connects to SOC_SIO_SPI_MOSI, providing SPI master out slave in from the Serial I/O block.
AY30	SIO_SPI_CLK	SOC_SIO_SPI_CLK	✅	SIO_SPI_CLK connects to SOC_SIO_SPI_CLK, providing SPI clock from the Serial I/O block.
AY34	~SIO_UART1_CTS	SIO_UART1_CTSB	✅	SIO_UART1_CTS connects to SIO_UART1_CTSB, providing UART1 clear to send from the Serial I/O block.

U19 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VCCA	+V1P8A	✅	VCCA is correctly connected to +V1P8A, providing the 1.8V supply for the A-side (CPU-side) of the level shifter.
2	A1	PMC_PLTRST_R_V1P8	✅	A1 is correctly connected to PMC_PLTRST_R_V1P8 from the CPU, translating the platform reset signal from 1.8V to 3.3V on the B1 pin.
3	A2	PMC_SUSCLK0	✅	A2 is correctly connected to PMC_SUSCLK0 from the CPU, translating the suspend clock signal from 1.8V to 3.3V on the B2 pin.
4	A3	PMC_SLP_S4_L	✅	A3 is correctly connected to PMC_SLP_S4_L from the CPU, translating the S4 sleep state signal from 1.8V to 3.3V on the B3 pin.
5	A4	PMC_SLP_S3_L	✅	A4 is correctly connected to PMC_SLP_S3_L from the CPU, translating the S3 sleep state signal from 1.8V to 3.3V on the B4 pin.
6	GND	GND	✅	GND is correctly connected to the ground net, providing the common ground reference for the level shifter.
7	B4	SLP_S3_L	✅	B4 is correctly connected to SLP_S3_L, providing the 3.3V version of the S3 sleep state signal that corresponds to A4.
8	B3	SLP_S4_L	✅	B3 is correctly connected to SLP_S4_L, providing the 3.3V version of the S4 sleep state signal that corresponds to A3.
9	B2	SUSCLK_3P3	✅	B2 is correctly connected to SUSCLK_3P3, providing the 3.3V version of the suspend clock signal that corresponds to A2.
10	B1	PMC_PLTRST_L	✅	B1 is correctly connected to PMC_PLTRST_L, providing the 3.3V version of the platform reset signal that corresponds to A1.
11	VCCB	PWR_BUF1	✅	VCCB is correctly connected to PWR_BUF1 (which is +3VSB through R26), providing the 3.3V supply for the B-side of the level shifter.
12	OE	PMC_OE	✅	OE is correctly connected to PMC_OE with a 2.2K pull-up resistor to +V1P8A, enabling the level shifter by default.

Y1 - 145-0004789 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	BRTCX2	✅	Crystal output pin connected to SoC RTC oscillator pin BRTCX2 (ILB_RTC_X2) with 18pF load capacitor to ground and 10M feedback resistor to pin 2.
2	2	BRTCX1	✅	Crystal input pin connected to SoC RTC oscillator pin BRTCX1 (ILB_RTC_X1) with 18pF load capacitor to ground and 10M feedback resistor to pin 1.

BH1 - 353-0003073 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	P1	+VBAT	✅	Positive battery terminals tied together and connected to +VBAT, which feeds through a 1K current-limiting resistor (R278) to the RTC backup power OR-ing circuit.
2	P2	+VBAT	✅	Positive battery terminals tied together and connected to +VBAT, which feeds through a 1K current-limiting resistor (R278) to the RTC backup power OR-ing circuit.
3	N	GND	✅	Negative battery terminal correctly connected to ground.

D5 - BAT754C ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A1	A1	+PS_3VSB	✅	Anode 1 connected to +PS_3VSB (3.3V standby rail), one of two power sources for the RTC backup OR-ing circuit.
A2	A2	+VBAT_R	✅	Anode 2 connected to +VBAT_R (battery voltage through 1K resistor), the second power source for the RTC backup OR-ing circuit.
C	C	+RTCVCC	✅	Common cathode output connected to +RTCVCC, providing OR-ed power to the RTC circuit from either the battery or the 3.3V standby rail.

Y2 - 145-0004792 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	XTAL25_IN	✅	Crystal input terminal connected to CPU1's ICLK_OSCIN pin (AH12) with proper 27pF load capacitor (C175) to ground and 1M feedback resistor (R188) to pin 3.
2	2	GND	✅	Ground connection for crystal case/shield, correctly connected to ground plane.
3	3	XTAL25_OUT	✅	Crystal output terminal connected to CPU1's ICLK_OSCOUT pin (AH10) with proper 27pF load capacitor (C176) to ground and 1M feedback resistor (R188) to pin 1.
4	4	GND	✅	Ground connection for crystal case/shield, correctly connected to ground plane.

D3 - BAT54A-S ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PMC_PCIE_WAKE	✅	Both pins are connected to PMC_PCIE_WAKE, which is pulled up to +3VSB (3.3V) through R27 (2.2K ohm). This configuration is correct if the BAT54A-S has pins 1 and 2 as anode connections (either dual anodes in a common cathode configuration, or anode + NC/duplicate anode in a single diode configuration).
2	2	PMC_PCIE_WAKE	✅	Both pins are connected to PMC_PCIE_WAKE, which is pulled up to +3VSB (3.3V) through R27 (2.2K ohm). This configuration is correct if the BAT54A-S has pins 1 and 2 as anode connections (either dual anodes in a common cathode configuration, or anode + NC/duplicate anode in a single diode configuration).
3	3	PMC_PCIE_WAKE_R	✅	Pin 3 is connected to PMC_PCIE_WAKE_R, which connects to CPU1 pin F26 (PMC_WAKE_PCIE_0) and is pulled up to +V1P8A (1.8V) through R253 (1K ohm). This is the cathode of the diode and provides level shifting and isolation between the 3.3V and 1.8V domains.

D10 - BAT754C ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A1	A1	3VSB_OK	✅	Pin A1 (Anode 1) is connected to 3VSB_OK, which is pulled up to +3VSB through R162 (1K ohm). This is correct for a dual common cathode diode.
A2	A2	PMC_PWRBTN	✅	Pin A2 (Anode 2) is connected to PMC_PWRBTN from the CPU, with a DNI 20K pull-up to +V1P8A. This is correct for a dual common cathode diode.
C	C	PS_OUT_L	✅	Pin C (Common Cathode) is connected to PS_OUT_L. This is correct for a dual common cathode diode and implements an OR gate function where PS_OUT_L reflects the state of either 3VSB_OK or PMC_PWRBTN.

R183 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8S	✅	Pin 1 connects to +V1P8S supply rail, providing the pull-up voltage for GPIO_S5_17.
2	2	GPIO_S5_17	✅	Pin 2 connects to GPIO_S5_17, providing a pull-up to ensure the GPIO reads high when jumper J7 is not installed.

J7 - HDR_2POS_DUAL_TIN ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GPIO_S5_17	✅	Pin 1 connects to GPIO_S5_17 signal, allowing the jumper to pull the GPIO to ground when installed. This is the signal side of the configuration jumper.
2	2	GND	✅	Pin 2 connects to GND, providing the ground reference for the jumper. When the jumper is installed, it pulls GPIO_S5_17 to ground.

CPU1 - INTEL_ATOM_E3825_SOC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A7	USB_HSIC_RCOMP	USB_HSIC0_RCOMP	✅	USB_HSIC_RCOMP is correctly connected to a 45.3 ohm resistor to ground for USB HSIC compensation.
B4	USB_HSIC0_DATA		✅	USB_HSIC0_DATA is connected to net USB_HSIC0_DATA for USB HSIC port 0 data signal.
B5	USB_HSIC0_STROBE		✅	USB_HSIC0_STROBE is connected to net USB_HSIC0_STROBE for USB HSIC port 0 strobe signal.
B12	GPIO_S5_43		✅	GPIO_S5_43 (USB_ULPI_REFCLK) is not connected, which is correct as the USB ULPI interface is not used in this design.
B20	~USB_OC_11	SOC_USB_HOST_OC1	✅	USB_OC[1]# is correctly connected with a 10K pull-up resistor to +V1P8A for USB port 1 overcurrent detection.
C7	USB_RCOMPI	USB_RCOMP	✅	USB_RCOMPI and USB_RCOMPO are correctly connected together with a 45.3 ohm resistor to ground for USB 2.0 compensation.
D6	USB_RCOMPO	USB_RCOMP	✅	USB_RCOMPI and USB_RCOMPO are correctly connected together with a 45.3 ohm resistor to ground for USB 2.0 compensation.
C20	~USB_OC_00	SOC_USB_HOST_OC0	✅	USB_OC[0]# is correctly connected with a 10K pull-up resistor to +V1P8A for USB port 0 overcurrent detection.
D2	USB_HSIC1_STROBE		✅	USB_HSIC1_STROBE and USB_HSIC1_DATA are not connected, indicating USB HSIC port 1 is not used in this design.
E2	USB_HSIC1_DATA		✅	USB_HSIC1_STROBE and USB_HSIC1_DATA are not connected, indicating USB HSIC port 1 is not used in this design.
D10	ICLK_USB_TERM_1	ICLK_USB_TERM_0	✅	ICLK_USB_TERM[1] is correctly connected to a 1K resistor to ground for USB clock termination.
F10	ICLK_USB_TERMN	ICLK_USB_TERM_1	✅	ICLK_USB_TERMN is correctly connected to a 1K resistor to ground for USB clock termination.
G2	GPIO_S5_31		✅	USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design.
H3	GPIO_S5_42		✅	USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design.
J3	GPIO_S5_40		✅	USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design.
K2	GPIO_S5_34		✅	USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design.
L1	GPIO_S5_33		✅	USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design.
G14	USB_DN1	USB_DN1	✅	USB_DN[1] is connected to net USB_DN1 for USB 2.0 port 1 data negative signal.
H4	RESERVED_H4		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
H5	RESERVED_H5		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
H7	RESERVED_H7		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
H8	RESERVED_H8		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
H10	USB_DN3		✅	USB_DN[3] is not connected, indicating USB 2.0 port 3 is not used in this design.
J12	USB_DN2	USB_HOST_DN	✅	USB_DN[2] is connected to net USB_HOST_DN for USB 2.0 port 2 data negative signal.
J14	USB_DP1	USB_DP1	✅	USB_DP[1] is connected to net USB_DP1 for USB 2.0 port 1 data positive signal.
K3	GPIO_S5_35		✅	GPIO_S5 pins are not connected, which is acceptable for unused GPIOs.
L3	GPIO_S5_39		✅	GPIO_S5 pins are not connected, which is acceptable for unused GPIOs.
M2	GPIO_S5_36		✅	GPIO_S5 pins are not connected, which is acceptable for unused GPIOs.
M3	GPIO_S5_32		✅	GPIO_S5 pins are not connected, which is acceptable for unused GPIOs.
N3	GPIO_S5_37		✅	GPIO_S5 pins are not connected, which is acceptable for unused GPIOs.
P2	GPIO_S5_38		✅	GPIO_S5 pins are not connected, which is acceptable for unused GPIOs.
P3	GPIO_S5_41		✅	GPIO_S5 pins are not connected, which is acceptable for unused GPIOs.
K6	USB3_TXP0	USB3_TXP0	✅	USB3_TXP[0] and USB3_TXN[0] are connected to nets USB3_TXP0 and USB3_TXN0 for USB 3.0 port 0 transmit differential pair.
K7	USB3_TXN0	USB3_TXN0	✅	USB3_TXP[0] and USB3_TXN[0] are connected to nets USB3_TXP0 and USB3_TXN0 for USB 3.0 port 0 transmit differential pair.
K10	USB_DP3		✅	USB_DP[3] is not connected, indicating USB 2.0 port 3 is not used in this design.
K12	USB_DP2	USB_HOST_DP	✅	USB_DP[2] is connected to net USB_HOST_DP for USB 2.0 port 2 data positive signal.
K16	USB_DN0	USB_DN0	✅	USB_DN[0] is connected to net USB_DN0 for USB 2.0 port 0 data negative signal.
M4	RESERVED_M4		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
M6	RESERVED_M6		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
M7	RESERVED_M7		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
M9	RESERVED_M9		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
M10	RESERVED_M10		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
P10	RESERVED_P10		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
P12	RESERVED_P12		✅	RESERVED pins are not connected, which is correct as these pins are reserved and should not be used.
M12	USB3_REXT0	USB3_REXT0	✅	USB3_REXT[0] is correctly connected to a 1.24K resistor to ground for USB 3.0 compensation.
M13	USB_PLL_MON	USB_PLL_MON	✅	USB_PLL_MON is connected to test point TP3 for USB PLL monitoring.
M16	USB_DP0	USB_DP0	✅	USB_DP[0] is connected to net USB_DP0 for USB 2.0 port 0 data positive signal.
BC12	GPIO_S0_SC_56	GPIO_S0_SC_56	✅	GPIO_S0_SC_56 is connected to net GPIO_S0_SC_56 which continues off-page.
BC14	GPIO_S0_SC_58	HDMI_CEC	✅	GPIO_S0_SC_58 is configured as HDMI_CEC signal and connected to net HDMI_CEC.
BC16	GPIO_S0_SC_61	PCU_UART3_RXD	✅	GPIO_S0_SC_61 is configured as PCU_UART3_RXD and correctly connected to level shifter U6 for debug UART receive.
BD12	GPIO_S0_SC_55	GPIO_S0_SC_55	✅	GPIO_S0_SC_55 is connected to test point TP8 for debug access.
BD14	GPIO_S0_SC_57	PCU_UART3_TXD	✅	GPIO_S0_SC_57 is configured as PCU_UART3_TXD and correctly connected to level shifter U6 for debug UART transmit.
BD16	GPIO_S0_SC_60		✅	GPIO_S0_SC_60 is not connected, which is acceptable for an unused GPIO.
BF14	GPIO_S0_SC_59		✅	GPIO_S0_SC_59 is not connected, which is acceptable for an unused GPIO.
BF18	LPC_RCOMP	LPC_RCOMP	✅	LPC_RCOMP is correctly connected to a 49.9 ohm resistor to ground for LPC interface compensation.
BF27	SIO_I2C4_DATA		✅	SIO_I2C4_DATA is not connected, indicating I2C port 4 is not used in this design.
BG11	~PCU_SMB_ALERT	PCU_SMB_ALERT	✅	PCU_SMB_ALERT# is correctly connected with a 10K pull-up to +V1P8S and routed through a 0 ohm resistor to LAN-SMB-ALERT#.
BG12	PCU_SMB_DATA	PCU_SMB_DATA	✅	PCU_SMB_DATA is correctly connected with a 2.2K pull-up to +V1P8S and to level shifter U5 for DDR SMBus access.
BG13	ILB_LPC_SERIRQ		✅	LPC interface signals are not connected, indicating the LPC bus is not used in this design.
BG14	ILB_LPC_AD_33		✅	LPC interface signals are not connected, indicating the LPC bus is not used in this design.
BG15	ILB_LPC_CLK_00		✅	LPC interface signals are not connected, indicating the LPC bus is not used in this design.
BG16	~ILB_LPC_CLKRUN		✅	LPC interface signals are not connected, indicating the LPC bus is not used in this design.
BG17	~ILB_LPC_FRAME		✅	LPC interface signals are not connected, indicating the LPC bus is not used in this design.
BG23	SIO_I2C0_CLK		✅	SIO_I2C0_CLK is not connected, indicating I2C port 0 is not used in this design.
BG24	SIO_I2C1_DATA	SIO_I2C1_SDA	✅	SIO_I2C1_DATA is connected to test point TP6 for I2C port 1 data signal access.
BG25	SIO_I2C2_DATA		✅	SIO_I2C2_DATA and SIO_I2C3_DATA are not connected, indicating I2C ports 2 and 3 are not used in this design.
BG26	SIO_I2C3_DATA		✅	SIO_I2C2_DATA and SIO_I2C3_DATA are not connected, indicating I2C ports 2 and 3 are not used in this design.
BG27	SIO_I2C4_CLK		✅	SIO_I2C4_CLK is not connected, indicating I2C port 4 is not used in this design.
BG28	SIO_I2C5_CLK	SI0_I2C5_SCL	✅	SIO_I2C5_CLK is correctly connected through a 22 ohm series resistor to I2C5_SCL for signal integrity.
BG29	SIO_I2C6_CLK	SI0_I2C6_SCL	✅	SIO_I2C6_CLK is correctly connected through a 22 ohm series resistor to I2C6_SCL for signal integrity.
BG30	GPIO_S0_SC_093	TP10_NET	✅	GPIO_S0_SC_093 is intentionally grounded through a 0 ohm resistor with a test point for configuration or testing purposes.
BH10	PCU_SMB_CLK	PCU_SMB_CLK	✅	PCU_SMB_CLK is correctly connected with a 2.2K pull-up to +V1P8S and to level shifter U5 for DDR SMBus access.
BH12	ILB_8254_SPKR	ILB_8254_SPKR	✅	ILB_8254_SPKR is connected to net ILB_8254_SPKR which continues off-page for speaker output.
BH14	ILB_LPC_CLK_11		✅	LPC interface signals are not connected, indicating the LPC bus is not used in this design.
BH16	ILB_LPC_AD_00		✅	LPC interface signals are not connected, indicating the LPC bus is not used in this design.
BH22	SIO_I2C0_DATA		✅	SIO_I2C0_DATA is not connected, indicating I2C port 0 is not used in this design.
BH24	SIO_I2C1_CLK	SIO_I2C1_SCL	✅	SIO_I2C1_CLK is connected to test point TP5 for I2C port 1 clock signal access.
BH26	SIO_I2C3_CLK		✅	SIO_I2C3_CLK is not connected, indicating I2C port 3 is not used in this design.
BH28	SIO_I2C5_DATA	SI0_I2C5_SDA	✅	SIO_I2C5_DATA is correctly connected through a 22 ohm series resistor to I2C5_SDA for signal integrity.
BH30	GPIO_S0_SC_092	TP9_NET	✅	GPIO_S0_SC_092 is intentionally grounded through a 0 ohm resistor with a test point for configuration or testing purposes.
BJ13	ILB_LPC_AD_22		✅	LPC interface signals are not connected, indicating the LPC bus is not used in this design.
BJ17	ILB_LPC_AD_11		✅	LPC interface signals are not connected, indicating the LPC bus is not used in this design.
BJ25	SIO_I2C2_CLK		✅	SIO_I2C2_CLK is not connected, indicating I2C port 2 is not used in this design.
BJ29	SIO_I2C6_DATA	SI0_I2C6_SDA	✅	SIO_I2C6_DATA is correctly connected through a 22 ohm series resistor to I2C6_SDA for signal integrity.

J4 - SIP6_RA ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pin 1 correctly connected to GND, providing ground reference for the debug connector.
2	2		✅	Pins 2, 3, and 6 are not connected, which is acceptable for a UART debug connector that only requires GND, TX, and RX.
3	3		✅	Pins 2, 3, and 6 are not connected, which is acceptable for a UART debug connector that only requires GND, TX, and RX.
6	6		✅	Pins 2, 3, and 6 are not connected, which is acceptable for a UART debug connector that only requires GND, TX, and RX.
4	4	DBG_UART3_RXD	✅	Pin 4 correctly connected to DBG_UART3_RXD, which receives data from the external debug device.
5	5	DBG_UART3_TXD_R	✅	Pin 5 correctly connected to DBG_UART3_TXD_R, which transmits data to the external debug device.

R50 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	100K pull-down resistor correctly connected between DBG_UART3_RXD and GND to prevent floating when no external device is connected.
2	2	DBG_UART3_RXD	✅	100K pull-down resistor correctly connected between DBG_UART3_RXD and GND to prevent floating when no external device is connected.

R51 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	BUF3_PWR	✅	0 ohm resistor correctly connecting BUF3_PWR to +3VSB, allowing for optional isolation while normally providing a direct connection.
2	2	+3VSB	✅	0 ohm resistor correctly connecting BUF3_PWR to +3VSB, allowing for optional isolation while normally providing a direct connection.

R52 - 2.2K ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LSENB	✅	2.2K pull-up resistor correctly connecting LSENB to +V1P8S, enabling the level shifter by default while allowing external control.
2	2	+V1P8S	✅	2.2K pull-up resistor correctly connecting LSENB to +V1P8S, enabling the level shifter by default while allowing external control.

R819 - 330 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DBG_UART3_TXD	✅	330 ohm series resistor correctly placed in the transmit path between U6 and J4 for current limiting and signal integrity.
2	2	DBG_UART3_TXD_R	✅	330 ohm series resistor correctly placed in the transmit path between U6 and J4 for current limiting and signal integrity.

U6 - NTS0102GT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	B2	DBG_UART3_TXD	✅	B2 pin correctly connected to DBG_UART3_TXD, which is the transmit data line to the debug connector after level translation from 1.8V to 3.3V.
2	GND	GND	✅	GND pin correctly connected to ground plane.
3	VCCA	+V1P8S	✅	VCCA pin correctly connected to +V1P8S (1.8V), which is the reference voltage for the A-side (CPU side) of the level shifter.
4	A2	PCU_UART3_TXD	✅	A2 pin correctly connected to PCU_UART3_TXD, which is the UART transmit signal from the CPU at 1.8V logic level.
5	A1	PCU_UART3_RXD	✅	A1 pin correctly connected to PCU_UART3_RXD, which is the UART receive signal to the CPU at 1.8V logic level.
6	OE	LSENB	✅	OE pin correctly connected to LSENB with a 2.2K pull-up to +V1P8S, enabling the level shifter by default.
7	VCCB	BUF3_PWR	✅	VCCB pin correctly connected to BUF3_PWR (3.3V), which is the reference voltage for the B-side (debug connector side) of the level shifter.
8	B1	DBG_UART3_RXD	✅	B1 pin correctly connected to DBG_UART3_RXD, which is the receive data line from the debug connector after level translation from 3.3V to 1.8V.

R840 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DDR_SMB_DATA	✅	0-ohm jumper correctly connects DDR_SMB_DATA to LAN-SMB-DATA, creating a multi-drop SMBus configuration.
2	2	LAN-SMB-DATA	✅	0-ohm jumper correctly connects DDR_SMB_DATA to LAN-SMB-DATA, creating a multi-drop SMBus configuration.

R841 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DDR_SMB_CLK	✅	0-ohm jumper correctly connects DDR_SMB_CLK to LAN-SMB-CLK, creating a multi-drop SMBus configuration.
2	2	LAN-SMB-CLK	✅	0-ohm jumper correctly connects DDR_SMB_CLK to LAN-SMB-CLK, creating a multi-drop SMBus configuration.

R842 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LAN-SMB-ALERT#	✅	0-ohm jumper correctly connects LAN-SMB-ALERT# to PCU_SMB_ALERT, allowing LAN SMBus alert signals to reach the CPU.
2	2	PCU_SMB_ALERT	✅	0-ohm jumper correctly connects LAN-SMB-ALERT# to PCU_SMB_ALERT, allowing LAN SMBus alert signals to reach the CPU.

U5 - NTS0102GT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	B2	DDR_SMB_CLK	✅	B2 pin correctly connected to DDR_SMB_CLK for B-side clock channel. Has appropriate 2.2K pullup to +VCC3 via R44.
2	GND	GND	✅	GND pin correctly connected to ground plane.
3	VCCA	+V1P8S	✅	VCCA pin correctly connected to +V1P8S (1.8V) for A-side voltage reference.
4	A2	PCU_SMB_CLK	✅	A2 pin correctly connected to PCU_SMB_CLK for A-side clock channel. Has appropriate 2.2K pullup to +V1P8S via R45.
5	A1	PCU_SMB_DATA	✅	A1 pin correctly connected to PCU_SMB_DATA for A-side data channel. Has appropriate 2.2K pullup to +V1P8S via R177.
6	OE	PCU_SMB_BUFF_ENB	✅	OE pin correctly connected to PCU_SMB_BUFF_ENB with 2.2K pullup to +V1P8S via R49, enabling the device by default.
7	VCCB	BUF2_PWR	✅	VCCB pin correctly connected to BUF2_PWR, which connects through 0-ohm resistor R48 to +VCC3 (3.3V) for B-side voltage reference.
8	B1	DDR_SMB_DATA	✅	B1 pin correctly connected to DDR_SMB_DATA for B-side data channel. Has appropriate 2.2K pullup to +VCC3 via R47.

R11 - 22 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SI0_I2C6_SDA	✅	Series resistor providing damping and impedance matching on I2C6 SDA line between CPU and external bus.
2	2	I2C6_SDA	✅	Series resistor providing damping and impedance matching on I2C6 SDA line between CPU and external bus.

R12 - 22 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SI0_I2C6_SCL	✅	Series resistor providing damping and impedance matching on I2C6 SCL line between CPU and external bus.
2	2	I2C6_SCL	✅	Series resistor providing damping and impedance matching on I2C6 SCL line between CPU and external bus.

R269 - 22 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SI0_I2C5_SDA	✅	Series resistor providing damping and impedance matching on I2C5 SDA line between CPU and external bus.
2	2	I2C5_SDA	✅	Series resistor providing damping and impedance matching on I2C5 SDA line between CPU and external bus.

R270 - 22 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SI0_I2C5_SCL	✅	Series resistor providing damping and impedance matching on I2C5 SCL line between CPU and external bus.
2	2	I2C5_SCL	✅	Series resistor providing damping and impedance matching on I2C5 SCL line between CPU and external bus.

R77 - 45.3 ohm 1% 1/4W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND, providing ground reference for USB HSIC impedance calibration resistor.
2	2	USB_HSIC0_RCOMP	✅	Connected to USB_HSIC0_RCOMP (CPU1 pin A7), providing impedance calibration for the USB HSIC interface.

R185 - 45.3 ohm 1% 1/4W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND, providing ground reference for USB 2.0 impedance calibration resistor.
2	2	USB_RCOMP	✅	Connected to USB_RCOMP (CPU1 pins D6 and C7), providing impedance calibration for the USB 2.0 interface.

R212 - 1.24K ohm 1% 1/4W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	USB3_REXT0	✅	Connected to USB3_REXT0 (CPU1 pin M12), providing external reference resistance for USB 3.0 impedance calibration.
2	2	GND	✅	Connected to GND, providing ground reference for USB 3.0 external reference resistor.

R187 - RES_1Kohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND, providing ground reference for USB clock termination.
2	2	ICLK_USB_TERM_0	✅	Connected to ICLK_USB_TERM_0 (CPU1 pin D10), providing termination for USB clock signal.

R186 - RES_1Kohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND, providing ground reference for USB clock termination.
2	2	ICLK_USB_TERM_1	✅	Connected to ICLK_USB_TERM_1 (CPU1 pin F10), providing termination for USB clock signal.

R241 - 49.9 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LPC_RCOMP	✅	Connected to LPC_RCOMP pin of CPU1 for LPC bus impedance calibration. This is a standard compensation resistor configuration.
2	2	GND	✅	Connected to GND to provide the ground reference for the LPC compensation resistor. This is the correct configuration.

R243 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	TP9_NET	✅	0-ohm resistor grounding GPIO_S0_SC_092 (CPU1 pin BH30) to GND. Text notes nearby explicitly state 'GROUNDING THESE PINS THROUGH 0 OHM RESISTORS', indicating this is an intentional configuration option.
2	2	GND	✅	0-ohm resistor grounding GPIO_S0_SC_092 (CPU1 pin BH30) to GND. Text notes nearby explicitly state 'GROUNDING THESE PINS THROUGH 0 OHM RESISTORS', indicating this is an intentional configuration option.

R48 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	BUF2_PWR	✅	0-ohm resistor connecting +VCC3 power rail to BUF2_PWR net, which supplies the B-side voltage (VCCB) of level shifter U5. This is a standard design pattern for optional power isolation or current measurement.
2	2	+VCC3	✅	0-ohm resistor connecting +VCC3 power rail to BUF2_PWR net, which supplies the B-side voltage (VCCB) of level shifter U5. This is a standard design pattern for optional power isolation or current measurement.

R261 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	TP10_NET	✅	0-ohm resistor grounding GPIO_S0_SC_093 (CPU1 pin BG30) to GND. Text notes nearby explicitly state 'GROUNDING THESE PINS THROUGH 0 OHM RESISTORS', indicating this is an intentional configuration option.
2	2	GND	✅	0-ohm resistor grounding GPIO_S0_SC_093 (CPU1 pin BG30) to GND. Text notes nearby explicitly state 'GROUNDING THESE PINS THROUGH 0 OHM RESISTORS', indicating this is an intentional configuration option.

TP2 - TEST_POINT_0.040_SMT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$9N615	✅	Test point connected to $9N615 net for monitoring the core VCC voltage in S0iX state from CPU1 pin AA22.

CPU1 - INTEL_ATOM_E3825_SOC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A48	DRAM_VDD_S4	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
AK38	DRAM_VDD_S4_AK38	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
AM38	DRAM_VDD_S4_AM38	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
AV41	DRAM_VDD_S4_AV41	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
AV42	DRAM_VDD_S4_AV42	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
BB46	DRAM_VDD_S4_BB46	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
BD49	DRAM_VDD_S4_BD49	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
BD52	DRAM_VDD_S4_BD52	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
BD53	DRAM_VDD_S4_BD53	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
BF44	DRAM_VDD_S4_BF44	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
BG51	DRAM_VDD_S4_BG51	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
BJ48	DRAM_VDD_S4_BJ48	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
C51	DRAM_VDD_S4_C51	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
D44	DRAM_VDD_S4_D44	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
F49	DRAM_VDD_S4_F49	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
F52	DRAM_VDD_S4_F52	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
F53	DRAM_VDD_S4_F53	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
H46	DRAM_VDD_S4_H46	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
M41	DRAM_VDD_S4_M41	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
M42	DRAM_VDD_S4_M42	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
V38	DRAM_VDD_S4_V38	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
Y38	DRAM_VDD_S4_Y38	+VDIMM	✅	DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface.
N28	CORE_VSS_SENSE_N28	VSS_SENSE	✅	CORE_VSS_SENSE ground sense pin connected to VSS_SENSE net. This pin provides ground reference feedback to the voltage regulator for accurate core voltage regulation.
P28	CORE_VCC_SENSE_P28	VCC_SENSE	✅	CORE_VCC_SENSE voltage sense pin connected to VCC_SENSE net. This pin provides voltage feedback to the voltage regulator for accurate core voltage regulation.
AA22	TP2_CORE_VCC_S0IX	$9N615	✅	TP2_CORE_VCC_S0IX test point pin connected to $9N615 net and TP2 test point. This provides access to monitor the core VCC voltage in S0iX state.
AA24	UNCORE_VNN_S3_AA24	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AC22	UNCORE_VNN_S3_AC22	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AC24	UNCORE_VNN_S3_AC24	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AD22	UNCORE_VNN_S3_AD22	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AD24	UNCORE_VNN_S3_AD24	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AF22	UNCORE_VNN_S3_AF22	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AF24	UNCORE_VNN_S3_AF24	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AG22	UNCORE_VNN_S3_AG22	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AG24	UNCORE_VNN_S3_AG24	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AJ22	UNCORE_VNN_S3_AJ22	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AJ24	UNCORE_VNN_S3_AJ24	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AK22	UNCORE_VNN_S3_AK22	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AK24	UNCORE_VNN_S3_AK24	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AK25	UNCORE_VNN_S3_AK25	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AK27	UNCORE_VNN_S3_AK27	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AK29	UNCORE_VNN_S3_AK29	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AK30	UNCORE_VNN_S3_AK30	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AK32	UNCORE_VNN_S3_AK32	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AM22	UNCORE_VNN_S3_AM22	+VGFX	✅	UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state.
AA27	CORE_VCC_S0IX_AA27	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AA29	CORE_VCC_S0IX_AA29	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AA30	CORE_VCC_S0IX_AA30	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AC27	CORE_VCC_S0IX_AC27	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AC29	CORE_VCC_S0IX_AC29	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AC30	CORE_VCC_S0IX_AC30	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AD27	CORE_VCC_S0IX_AD27	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AD29	CORE_VCC_S0IX_AD29	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AD30	CORE_VCC_S0IX_AD30	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AF27	CORE_VCC_S0IX_AF27	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AF29	CORE_VCC_S0IX_AF29	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AG27	CORE_VCC_S0IX_AG27	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AG29	CORE_VCC_S0IX_AG29	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
AG30	CORE_VCC_S0IX_AG30	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
P26	CORE_VCC_S0IX_P26	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
P27	CORE_VCC_S0IX_P27	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
U27	CORE_VCC_S0IX_U27	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
U29	CORE_VCC_S0IX_U29	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
V27	CORE_VCC_S0IX_V27	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
V29	CORE_VCC_S0IX_V29	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
V30	CORE_VCC_S0IX_V30	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
Y27	CORE_VCC_S0IX_Y27	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
Y29	CORE_VCC_S0IX_Y29	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
Y30	CORE_VCC_S0IX_Y30	+VCORE	✅	CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state.
BB8	UNCORE_VNN_SENSE	VCCGT_SENSE	✅	UNCORE_VNN_SENSE voltage sense pin connected to VCCGT_SENSE net. This pin provides voltage feedback to the voltage regulator for VNN rail regulation.
AD38	DRAM_VDD_S4_AD38	DRAM_VDD_CLK	✅	DRAM_VDD_S4 power supply pins connected to DRAM_VDD_CLK rail. These pins provide isolated power to the DDR3L clock drivers.
AF38	DRAM_VDD_S4_AF38	DRAM_VDD_CLK	✅	DRAM_VDD_S4 power supply pins connected to DRAM_VDD_CLK rail. These pins provide isolated power to the DDR3L clock drivers.
AF30	TP_CORE_V1P05_S4	$9N613	✅	TP_CORE_V1P05_S4 test point pin connected to $9N613 net and TP1 test point. This provides access to monitor the internal 1.05V core voltage rail.

TP1 - TEST_POINT_0.040_SMT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$9N613	✅	Test point connected to $9N613 net for monitoring the internal 1.05V core voltage rail (TP_CORE_V1P05_S4) from CPU1 pin AF30.

C292 - 1uF 10% 16V 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND. Provides the ground return path for the decoupling capacitor.
2	2	DRAM_VDD_CLK	✅	Connected to DRAM_VDD_CLK. Provides bulk decoupling for the DRAM clock driver supply.

R275 - 0 ohm JMPR 1/10W 0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VDIMM	✅	Connected to +VDIMM supply rail. This pin sources power to the DRAM clock driver circuit through the 0-ohm jumper.
2	2	DRAM_VDD_CLK	✅	Connected to DRAM_VDD_CLK net. This pin delivers power to the DRAM clock driver pins on the CPU.

C291 - 0.1uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND. Provides the ground return path for the decoupling capacitor.
2	2	DRAM_VDD_CLK	✅	Connected to DRAM_VDD_CLK. Provides high-frequency decoupling for the DRAM clock driver supply.

CPU1 - INTEL_ATOM_E3825_SOC ❌

DRCY flagged 1 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
AC32	CORE_V1P05_S3_AC32	+V1P0S	❌	CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range. These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213) All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic) The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117) The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning) The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning) The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213) V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117) Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic) Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic) Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic) Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning) These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)
Y32	CORE_V1P05_S3_Y32	+V1P0S	❌	CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range. These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213) All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic) The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117) The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning) The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning) The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213) V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117) Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic) Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic) Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic) Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning) These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)
AA33	CORE_V1P05_S3_AA33	+V1P0S	❌	CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range. These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213) All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic) The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117) The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning) The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning) The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213) V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117) Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic) Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic) Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic) Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning) These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)
AF33	CORE_V1P05_S3_AF33	+V1P0S	❌	CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range. These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213) All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic) The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117) The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning) The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning) The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213) V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117) Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic) Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic) Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic) Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning) These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)
AG33	CORE_V1P05_S3_AG33	+V1P0S	❌	CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range. These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213) All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic) The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117) The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning) The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning) The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213) V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117) Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic) Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic) Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic) Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning) These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)
AG35	CORE_V1P05_S3_AG35	+V1P0S	❌	CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range. These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213) All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic) The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117) The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning) The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning) The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213) V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117) Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic) Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic) Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic) Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning) These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)
U33	CORE_V1P05_S3_U33	+V1P0S	❌	CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range. These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213) All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic) The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117) The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning) The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning) The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213) V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117) Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic) Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic) Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic) Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning) These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)
U35	CORE_V1P05_S3_U35	+V1P0S	❌	CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range. These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213) All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic) The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117) The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning) The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning) The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213) V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117) Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic) Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic) Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic) Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning) These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)
V33	CORE_V1P05_S3_V33	+V1P0S	❌	CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range. These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213) All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic) The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117) The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning) The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning) The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213) V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117) Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic) Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic) Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic) Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning) These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)
A3	VSS_A3_A3	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
A5	VSS_A5_A5	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
A6	VSS_A6_A6	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
A49	VSS_A49_A49	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
A51	VSS_A51_A51	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
A52	VSS_A52_A52	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
B2	VSS_B2_B2	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
B52	VSS_B52_B52	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
B53	VSS_B53_B53	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BE1	VSS_BE1_BE1	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BE53	VSS_BE53_BE53	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BG1	VSS_BG1_BG1	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BG53	VSS_BG53_BG53	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BH1	VSS_BH1_BH1	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BH2	VSS_BH2_BH2	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BH52	VSS_BH52_BH52	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BH53	VSS_BH53_BH53	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BJ2	VSS_BJ2_BJ2	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BJ3	VSS_BJ3_BJ3	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BJ5	VSS_BJ5_BJ5	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BJ49	VSS_BJ49_BJ49	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BJ51	VSS_BJ51_BJ51	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
BJ52	VSS_BJ52_BJ52	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
C1	VSS_C1_C1	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
C53	VSS_C53_C53	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
E1	VSS_E1_E1	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
E53	VSS_E53_E53	GND	✅	VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC.
B6	UNCORE_V1P0_G3_B6	+V1P0A	✅	UNCORE_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to uncore logic.
C5	UNCORE_V1P0_G3_C5	+V1P0A	✅	UNCORE_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to uncore logic.
U22	UNCORE_V1P0_G3_U22	+V1P0A	✅	UNCORE_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to uncore logic.
V22	UNCORE_V1P0_G3_V22	+V1P0A	✅	UNCORE_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to uncore logic.
C3	USB3_V1P0_G3_C3	+V1P0A	✅	USB3_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to USB3 logic.
Y19	USB3_V1P0_G3_Y19	+V1P0A	✅	USB3_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to USB3 logic.
F1	RESERVED_F1	$10N1595	✅	RESERVED_F1 pin connected to DNI test point TP4. This is a reserved pin with test point for debugging purposes.
M14	USB_V1P0_S3_M14	+V1P0S	✅	USB_V1P0_S3 pins correctly connected to +V1P0S rail. These power USB interface logic in S3 state and above.
U18	USB_V1P0_S3_U18	+V1P0S	✅	USB_V1P0_S3 pins correctly connected to +V1P0S rail. These power USB interface logic in S3 state and above.
U19	USB_V1P0_S3_U19	+V1P0S	✅	USB_V1P0_S3 pins correctly connected to +V1P0S rail. These power USB interface logic in S3 state and above.
N18	USB_V3P3_G3_N18	+3VSB	✅	USB_V3P3_G3 pins correctly connected to +3VSB rail. These provide always-on 3.3V power to USB interface.
P18	USB_V3P3_G3_P18	+3VSB	✅	USB_V3P3_G3 pins correctly connected to +3VSB rail. These provide always-on 3.3V power to USB interface.
N20	USB_V1P8_G3_N20	+V1P8A	✅	USB_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to USB interface.
N22	PCU_V3P3_G3_N22	+3VSB	✅	PCU_V3P3_G3 pin correctly connected to +3VSB rail. This provides always-on 3.3V power to Platform Controller Unit.
P22	RTC_VCC_P22	+RTCVCC	✅	RTC_VCC pin correctly connected to +RTCVCC rail. This provides always-on power to real-time clock.
U16	USB_VSSA_U16	GND	✅	USB_VSSA analog ground pin correctly connected to GND net. This provides analog ground reference for USB interface.
U24	UNCORE_V1P8_G3_U24	+V1P8A	✅	UNCORE_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to uncore logic.
U25	PMU_V1P8_G3_U25	+V1P8A	✅	PMU_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to Power Management Unit.
U36	UNCORE_V1P35_S0IX_F4_U36	VCC_UNCORE_V1P35	✅	UNCORE_V1P35_S0IX_F4 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic.
V18	USB_HSIC_V1P24_G3_V18	+V1P0A	✅	USB_HSIC_V1P24_G3 pin correctly connected to +V1P0A rail. Datasheet explicitly allows this connection when USB HSIC is not used.
V24	UNCORE_V1P0_S0IX_V24	VCC_VIS_V1P0	✅	UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic.
Y22	UNCORE_V1P0_S0IX_Y22	VCC_VIS_V1P0	✅	UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic.
Y24	UNCORE_V1P0_S0IX_Y24	VCC_VIS_V1P0	✅	UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic.
V25	PCU_V1P8_G3_V25	+V1P8A	✅	PCU_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to Platform Controller Unit.
V32	SVID_V1P0_S3_V32	+V1P0S	✅	SVID_V1P0_S3 pin correctly connected to +V1P0S rail. This powers Serial VID interface logic.
V36	UNCORE_V1P35_S0IX_F3_V36	VCC_UNCORE_V1P35	✅	UNCORE_V1P35_S0IX_F3 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic.
AA18	UNCORE_V1P8_G3_AA18	+V1P8A	✅	UNCORE_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to uncore logic.
AA25	UNCORE_V1P35_S0IX_F5_AA25	VCC_UNCORE_V1P35	✅	UNCORE_V1P35_S0IX_F5 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic.
AA36	DRAM_V1P0_S0IX_AA36	VCC_DRAM	✅	DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36.
AJ36	DRAM_V1P0_S0IX_AJ36	VCC_DRAM	✅	DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36.
AK35	DRAM_V1P0_S0IX_AK35	VCC_DRAM	✅	DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36.
AK36	DRAM_V1P0_S0IX_AK36	VCC_DRAM	✅	DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36.
Y35	DRAM_V1P0_S0IX_Y35	VCC_DRAM	✅	DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36.
Y36	DRAM_V1P0_S0IX_Y36	VCC_DRAM	✅	DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36.
AD16	VSS_AD16	VCC_VSS_V1P2	✅	VSS pins connected to GND through 0-ohm resistor R216 via VCC_VSS_V1P2 net. This configuration is correct for Bay Trail-I when MIPI CSI is not used.
AD18	VSS_AD18	VCC_VSS_V1P2	✅	VSS pins connected to GND through 0-ohm resistor R216 via VCC_VSS_V1P2 net. This configuration is correct for Bay Trail-I when MIPI CSI is not used.
AD35	DRAM_V1P0_S0IX_AD35	VCC_DRAM	✅	DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate special placement requirements for capacitors near these pins.
AF35	DRAM_V1P0_S0IX_AF35	VCC_DRAM	✅	DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate special placement requirements for capacitors near these pins.
AF36	DRAM_V1P0_S0IX_AF36	VCC_DRAM	✅	DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate special placement requirements for capacitors near these pins.
AD36	DRAM_V1P35_S0IX_F1_AD36	VCC_UNCORE_V1P35	✅	DRAM_V1P35_S0IX_F1 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to DRAM interface.
BD1	VGA_V1P35_S3_F1_BD1	VCC_CRT_V1P35	✅	VGA_V1P35_S3_F1 pin correctly connected to VCC_CRT_V1P35 rail through ferrite bead FB4. This provides filtered 1.35V power to VGA CRT interface.
AF16	UNCORE_V1P0_S3_AF16	+V1P0S	✅	UNCORE_V1P0_S3 pins correctly connected to +V1P0S rail. These pins power uncore logic in S3 state and above.
AF18	UNCORE_V1P0_S3_AF18	+V1P0S	✅	UNCORE_V1P0_S3 pins correctly connected to +V1P0S rail. These pins power uncore logic in S3 state and above.
G1	UNCORE_V1P0_S3_G1	+V1P0S	✅	UNCORE_V1P0_S3 pins correctly connected to +V1P0S rail. These pins power uncore logic in S3 state and above.
Y18	UNCORE_V1P0_S3_Y18	+V1P0S	✅	UNCORE_V1P0_S3 pins correctly connected to +V1P0S rail. These pins power uncore logic in S3 state and above.
AF19	UNCORE_V1P35_S0IX_F6	VCC_UNCORE_V1P35	✅	UNCORE_V1P35_S0IX_F6 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic.
AF21	UNCORE_V1P0_S0IX_AF21	VCC_VIS_V1P0	✅	UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic.
AG21	UNCORE_V1P0_S0IX_AG21	VCC_VIS_V1P0	✅	UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic.
AG18	ICLK_V1P35_S3_F2	VCC_ICLK_V1P35	✅	ICLK_V1P35_S3_F2 pin correctly connected to VCC_ICLK_V1P35 rail through ferrite bead FB5. This provides filtered 1.35V power to integrated clock circuitry.
AG19	UNCORE_V1P35_S0IX_F1_AG19	VCC_UNCORE_V1P35	✅	UNCORE_V1P35_S0IX_F1 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic.
AG32	UNCORE_V1P35_S0IX_F2_AG32	VCC_UNCORE_V1P35	✅	UNCORE_V1P35_S0IX_F2 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic.
AJ18	DDI_V1P0_S0IX_AJ18	+V1P0S	✅	DDI_V1P0_S0IX pin correctly connected to +V1P0S rail. This powers the digital display interface in S0IX state.
AJ19	ICLK_V1P35_S3_F1_AJ19	VCC_ICLK_V1P35	✅	ICLK_V1P35_S3_F1 pin correctly connected to VCC_ICLK_V1P35 rail through ferrite bead FB5. This provides filtered 1.35V power to integrated clock circuitry.
BJ6	VGA_V1P0_S3_BJ6	+V1P0S	✅	VGA_V1P0_S3 pin correctly connected to +V1P0S rail. This powers VGA interface logic.
AK18	PCIE_V1P0_S3_AK18	+V1P0S	✅	DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic.
AK19	DDI_V1P0_S0IX_AK19	+V1P0S	✅	DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic.
AK21	DDI_V1P0_S0IX_AK21	+V1P0S	✅	DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic.
AM16	DDI_V1P0_S0IX_AM16	+V1P0S	✅	DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic.
AM18	PCIE_V1P0_S3_AM18	+V1P0S	✅	DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic.
AM21	PCIE_V1P0_S3_AM21	+V1P0S	✅	DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic.
AM27	LPC_V1P8V3P3_S3_AM27	+VCC3S	✅	LPC_V1P8V3P3_S3 pin correctly connected to +VCC3S rail. This provides 3.3V power to the LPC interface.
AM30	UNCORE_V1P8_S3_AM30	+V1P8S	✅	UNCORE_V1P8_S3 pins correctly connected to +V1P8S rail. These provide 1.8V power to uncore logic in S3 state and above.
AN32	UNCORE_V1P8_S3_AN32	+V1P8S	✅	UNCORE_V1P8_S3 pins correctly connected to +V1P8S rail. These provide 1.8V power to uncore logic in S3 state and above.
U38	UNCORE_V1P8_S3_U38	+V1P8S	✅	UNCORE_V1P8_S3 pins correctly connected to +V1P8S rail. These provide 1.8V power to uncore logic in S3 state and above.
AM32	HDA_LPE_V1P5V1P8_S3_AM32	+V1P8S	✅	HDA_LPE_V1P5V1P8_S3 pin correctly connected to +V1P8S rail. This provides 1.8V power to HD Audio and Low Power Engine.
AN16	VSSA_AN16	GND	✅	VSSA analog ground pin correctly connected to GND net. This provides analog ground reference for the SoC.
AN18	PCIE_SATA_V1P0_S3_AN18	+V1P0S	✅	PCIE_SATA_V1P0_S3 pin correctly connected to +V1P0S rail. This powers PCIe and SATA logic.
AN19	SATA_V1P0_S3_AN19	+V1P0S	✅	SATA_V1P0_S3 pin correctly connected to +V1P0S rail. This powers SATA interface logic.
AN21	PCIE_V1P0_S3_AN21	+V1P0S	✅	PCIE_V1P0_S3 pin correctly connected to +V1P0S rail. This powers PCIe interface logic.
AN24	VGA_V3P3_S3_AN24	+VCC3S	✅	VGA_V3P3_S3 pin correctly connected to +VCC3S rail. This provides 3.3V power to VGA interface.
AN25	GPIO_V1P0_S3_AN25	+V1P0S	✅	GPIO_V1P0_S3 pin correctly connected to +V1P0S rail. This powers GPIO logic.
AN27	SD3_V1P8V3P3_S3_AN27	+VCC3S	✅	SD3_V1P8V3P3_S3 pin correctly connected to +VCC3S rail. This provides 3.3V power to SD card interface.
AN29	UNCORE_V1P0_S0IX_AN29	VCC_VIS_V1P0	✅	UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic.
AN30	UNCORE_V1P0_S0IX_AN30	VCC_VIS_V1P0	✅	UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic.

FB4 - FERRITE_120OHM_3A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P35S	✅	Input side of ferrite bead, connected to +V1P35S source rail. This connection is correct.
2	2	VCC_CRT_V1P35	✅	Output side of ferrite bead, connected to VCC_CRT_V1P35 which supplies the CPU VGA/CRT power domain. This connection is correct.

FB5 - FERRITE_120OHM_3A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P35S	✅	Input side of ferrite bead, connected to +V1P35S source rail. This connection is correct.
2	2	VCC_ICLK_V1P35	✅	Output side of ferrite bead, connected to VCC_ICLK_V1P35 which supplies the CPU ICLK power domain. This connection is correct.

FB3 - FERRITE_600OHM_1.3A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P35S	✅	Input side of ferrite bead, connected to +V1P35S source rail. This connection is correct.
2	2	VCC_UNCORE_V1P35	✅	Output side of ferrite bead, connected to VCC_UNCORE_V1P35 which supplies multiple CPU UNCORE and DRAM power pins. This connection is correct.

R265 - 0 ohm JMPR 1/10W 0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P0S	✅	This 0-ohm jumper connects the main +V1P0S supply rail to the VCC_DRAM rail, allowing the DRAM domain to be powered from the main 1.0V supply. A text note indicates the DRAM domain draws 2.1A, which should be verified against the jumper's current rating.
2	2	VCC_DRAM	✅	This 0-ohm jumper connects the main +V1P0S supply rail to the VCC_DRAM rail, allowing the DRAM domain to be powered from the main 1.0V supply. A text note indicates the DRAM domain draws 2.1A, which should be verified against the jumper's current rating.

R222 - 0 ohm JMPR 1/10W 0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P0S	✅	This 0-ohm jumper connects the main +V1P0S supply rail to the VCC_VIS_V1P0 rail, allowing the VIS (Visual/Graphics) domain to be powered from the main 1.0V supply. This provides flexibility to isolate the VIS domain if needed by removing the jumper.
2	2	VCC_VIS_V1P0	✅	This 0-ohm jumper connects the main +V1P0S supply rail to the VCC_VIS_V1P0 rail, allowing the VIS (Visual/Graphics) domain to be powered from the main 1.0V supply. This provides flexibility to isolate the VIS domain if needed by removing the jumper.

R216 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCC_VSS_V1P2	✅	Connected to VCC_VSS_V1P2 net, which connects to CPU VSS ground pins AD16 and AD18. This connection is correct.
2	2	GND	✅	Connected to GND net. This connection is correct for grounding the CPU VSS pins.

D7 - D5V0L1B2LP-7B ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
N	N	GND	✅	TVS diode negative terminal connected to GND, providing the reference for bidirectional transient suppression.
P	P	+5VSB	✅	TVS diode positive terminal connected to +5VSB rail for transient and ESD protection.

J2 - 258-0004524 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Alternate power input pin that would connect to +5VSB rail. Component is marked DNI (Do Not Install).
2	2	GND	✅	Alternate ground return pin that would connect to GND. Component is marked DNI (Do Not Install).

J8 - 3430-0212 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Power input pin connected to +5VSB rail. This is the positive supply input for the standby power.
2	2	GND	✅	Ground return pin connected to GND. This provides the return path for the standby power.

CPU1 - INTEL_ATOM_E3825_SOC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A11	VSS1	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
A15	VSS2	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
A19	VSS3	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
A23	VSS4	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
A27	VSS5	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
A31	VSS6	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
A35	VSS7	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
A39	VSS8	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
A43	VSS9	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
A47	VSS10	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AA1	VSS11	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AA3	VSS15	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AA16	VSS12	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AA19	VSS13	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AA21	VSS14	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AA32	VSS16	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AA35	VSS17	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AA38	VSS18	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AA53	VSS19	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AB4	VSS21	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AB6	VSS28	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AB10	VSS20	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AB41	VSS22	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AB45	VSS23	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AB47	VSS24	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AB48	VSS25	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AB50	VSS26	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AB51	VSS27	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AC16	VSS29	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AC18	VSS30	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AC19	VSS31	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AC21	VSS32	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AC25	VSS33	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AC33	VSS34	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AC35	VSS35	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AC36	VSS36	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AC38	VSS37	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AD7	VSS44	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AD19	VSS38	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AD21	VSS39	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AD25	VSS40	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AD32	VSS41	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AD33	VSS42	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AD47	VSS43	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE1	VSS45	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE3	VSS49	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE4	VSS50	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE6	VSS60	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE8	VSS61	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE9	VSS62	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE11	VSS46	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE12	VSS47	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE14	VSS48	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE40	VSS51	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE42	VSS52	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE43	VSS53	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE45	VSS54	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE46	VSS55	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE48	VSS56	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE50	VSS57	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE51	VSS58	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AE53	VSS59	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AF10	VSS63	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AF12	VSS64	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AF25	VSS65	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AF32	VSS66	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AF47	VSS67	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AG16	VSS68	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AG25	VSS69	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AG36	VSS70	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AG38	VSS71	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH4	VSS72	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH6	VSS110	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH7	VSS75	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH9	VSS76	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH41	VSS73	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH45	VSS74	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH47	VSS106	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH48	VSS107	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH50	VSS108	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AH51	VSS109	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ1	VSS77	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ3	VSS83	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ16	VSS78	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ21	VSS79	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ25	VSS80	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ27	VSS81	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ29	VSS82	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ30	VSS84	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ32	VSS85	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ33	VSS86	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ35	VSS87	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ38	VSS88	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AJ53	VSS89	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AK10	VSS90	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AK14	VSS91	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AK16	VSS92	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AK33	VSS93	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AK41	VSS94	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AK44	VSS95	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM7	VSS113	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM12	VSS96	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM19	VSS97	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM24	VSS98	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM25	VSS99	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM29	VSS100	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM33	VSS101	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM35	VSS102	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM36	VSS103	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM40	VSS104	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM44	VSS111	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AM51	VSS112	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN1	VSS114	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN3	VSS119	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN5	VSS131	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN6	VSS134	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN8	VSS135	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN9	VSS136	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN11	VSS115	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN12	VSS116	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN14	VSS117	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN22	VSS118	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN33	VSS120	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN35	VSS121	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN36	VSS122	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN38	VSS123	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN40	VSS124	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN42	VSS125	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN43	VSS126	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN45	VSS127	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN46	VSS128	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN48	VSS129	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN49	VSS130	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN51	VSS132	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AN53	VSS133	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AP40	VSS137	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT4	VSS146	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT12	VSS138	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT16	VSS139	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT19	VSS140	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT24	VSS141	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT27	VSS142	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT30	VSS143	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT35	VSS144	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT38	VSS145	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT47	VSS147	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AT52	VSS148	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AU1	VSS149	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AU3	VSS151	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AU24	VSS150	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AU30	VSS152	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AU38	VSS153	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AU51	VSS154	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV7	VSS167	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV12	VSS155	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV13	VSS156	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV14	VSS157	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV18	VSS158	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV19	VSS159	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV24	VSS160	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV27	VSS161	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV30	VSS162	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV35	VSS163	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV38	VSS164	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV47	VSS165	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AV51	VSS166	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AW3	VSS171	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AW13	VSS168	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AW19	VSS169	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AW27	VSS170	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AW35	VSS172	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AY4	VSS177	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AY9	VSS179	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AY10	VSS173	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AY22	VSS174	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AY32	VSS175	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AY36	VSS176	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
AY50	VSS178	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BA14	VSS180	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BA19	VSS181	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BA22	VSS182	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BA27	VSS183	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BA32	VSS184	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BA35	VSS185	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BA40	VSS186	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BA53	VSS187	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BB19	VSS188	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BB27	VSS189	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BB35	VSS190	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BC20	VSS191	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BC22	VSS192	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BC26	VSS193	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BC28	VSS194	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BC32	VSS195	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BC34	VSS196	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BC42	VSS197	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BD19	VSS198	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BD24	VSS199	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BD27	VSS200	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BD30	VSS201	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BD35	VSS202	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BE2	VSS204	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BE8	VSS206	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BE19	VSS203	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BE35	VSS205	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BF4	VSS213	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BF12	VSS207	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BF16	VSS208	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BF24	VSS209	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BF30	VSS211	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BF36	VSS212	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BF38	VSS210	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BG31	VSS214	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BG34	VSS215	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BG39	VSS216	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BG42	VSS217	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BG45	VSS218	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BG49	VSS219	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ7	VSS230	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ11	VSS220	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ15	VSS221	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ19	VSS222	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ23	VSS223	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ27	VSS224	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ31	VSS225	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ35	VSS226	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ39	VSS227	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ43	VSS228	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
BJ47	VSS229	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
C14	VSS231	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
C31	VSS232	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
C34	VSS233	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
C39	VSS234	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
C42	VSS235	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
C45	VSS236	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
C49	VSS237	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
D12	VSS238	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
D16	VSS239	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
D24	VSS240	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
D30	VSS241	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
D36	VSS242	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
D38	VSS243	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
E8	VSS246	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
E19	VSS244	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
E35	VSS245	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
F2	VSS248	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
F5	VSS253	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
F7	VSS254	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
F19	VSS247	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
F24	VSS249	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
F27	VSS250	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
F30	VSS251	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
F35	VSS252	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
G10	VSS255	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
G20	VSS256	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
G22	VSS257	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
G26	VSS258	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
G28	VSS259	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
G32	VSS260	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
G34	VSS261	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
G42	VSS262	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
H19	VSS263	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
H27	VSS264	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
H35	VSS265	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
J1	VSS266	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
J16	VSS267	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
J19	VSS268	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
J22	VSS269	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
J27	VSS270	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
J32	VSS271	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
J35	VSS272	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
J40	VSS273	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
J53	VSS274	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
K4	VSS279	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
K9	VSS281	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
K14	VSS275	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
K22	VSS276	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
K32	VSS277	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
K36	VSS278	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
K50	VSS280	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
L13	VSS282	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
L19	VSS283	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
L27	VSS284	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
L35	VSS285	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M19	VSS286	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M26	VSS287	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M27	VSS288	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M28	VSS105	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M34	VSS289	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M35	VSS290	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M38	VSS291	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M44			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M45			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M47	VSS292	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M48			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M50			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
M51	VSS293	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N1	VSS294	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N3			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N16	VSS295	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N18			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N20			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N22			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N26			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N28			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N30			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N38	VSS296	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
N51	VSS297	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P2			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P3			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P4	VSS306	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P9	VSS309	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P10			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P12			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P13	VSS298	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P14			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P16	VSS299	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P19	VSS300	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P20	VSS301	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P22			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P24	VSS302	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P26			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P28			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P30			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P32	VSS303	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P35	VSS304	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P38	VSS305	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P40			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P41			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P44			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P47	VSS307	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P48			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P50			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
P52	VSS308	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
T4			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
T6			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
T7			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
T9			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
T10			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
T12			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
T13			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
T14			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
T40	VSS310	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U1	VSS311	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U3	VSS316	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U5	VSS326	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U6	VSS329	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U8	VSS330	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U9	VSS331	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U11	VSS312	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U12	VSS313	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U14	VSS314	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U16			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U18			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U21	VSS315	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U22			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U24			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U25			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U27			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U30	VSS317	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U32	VSS318	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U33			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U36			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U38			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U40	VSS319	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U42	VSS320	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U43	VSS321	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U45	VSS322	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U46	VSS323	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U48	VSS324	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U49	VSS325	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U51	VSS327	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
U53	VSS328	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V7	VSS340	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V9			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V10			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V12	VSS332	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V13			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V14			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V16	VSS333	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V18			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V19	VSS334	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V21	VSS335	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V22			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V24			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V25			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V32			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V35	VSS336	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V38			✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V40	VSS337	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V44	VSS338	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
V51	VSS339	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y7	VSS349	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y9	VSS350	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y10	VSS341	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y14	VSS342	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y16	VSS343	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y21	VSS344	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y25	VSS345	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y33	VSS346	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y41	VSS347	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.
Y44	VSS348	GND	✅	All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation.

MEM2 - MICRON MT41K256M16HA ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A1	VDDQ1	+VDIMM	✅	VDDQ1 power supply pin connected to +VDIMM, providing 1.35V DDR3L power for I/O.
A2	DQU5	M_DATA_A15	✅	DQ13 data pin connected to M_DATA_A15, part of the upper byte data bus.
A3	DQU7	M_DATA_A14	✅	DQ15 data pin connected to M_DATA_A14, part of the upper byte data bus.
A7	DQU4	M_DATA_A13	✅	DQ12 data pin connected to M_DATA_A13, part of the upper byte data bus.
A8	VDDQ5	+VDIMM	✅	VDDQ5 power supply pin connected to +VDIMM.
A9	VSS9	GND	✅	VSS9 ground pin connected to GND.
B1	VSSQ1	GND	✅	VSSQ1 ground pin connected to GND, providing isolated ground for DQ signals.
B2	VDD8	+VDIMM	✅	VDD8 power supply pin connected to +VDIMM.
B3	VSS6	GND	✅	VSS6 ground pin connected to GND.
B7	/DQSU	M_DQS_A_N1	✅	UDQS# (upper byte data strobe complement) connected to M_DQS_A_N1, forming differential pair with UDQS.
B8	DQU6	M_DATA_A12	✅	DQ14 data pin connected to M_DATA_A12, part of the upper byte data bus.
B9	VSSQ7	GND	✅	VSSQ7 ground pin connected to GND.
C1	VDDQ2	+VDIMM	✅	VDDQ2 power supply pin connected to +VDIMM.
C2	DQU3	M_DATA_A11	✅	DQ11 data pin connected to M_DATA_A11, part of the upper byte data bus.
C3	DQU1	M_DATA_A10	✅	DQ9 data pin connected to M_DATA_A10, part of the upper byte data bus.
C7	DQSU	M_DQS_A_P1	✅	UDQS (upper byte data strobe) connected to M_DQS_A_P1, forming differential pair with UDQS#.
C8	DQU2	M_DATA_A8	✅	DQ10 data pin connected to M_DATA_A8, part of the upper byte data bus.
C9	VDDQ6	+VDIMM	✅	VDDQ6 power supply pin connected to +VDIMM.
D1	VSSQ2	GND	✅	VSSQ2 ground pin connected to GND.
D2	VDDQ9	+VDIMM	✅	VDDQ9 power supply pin connected to +VDIMM.
D3	DMU	M_DM_A1	✅	UDM (upper byte data mask) connected to M_DM_A1, controls write data masking for upper byte.
D7	DQU0	M_DATA_A9	✅	DQ8 data pin connected to M_DATA_A9, part of the upper byte data bus.
D8	VSSQ5	GND	✅	VSSQ5 ground pin connected to GND.
D9	VDD4	+VDIMM	✅	VDD4 power supply pin connected to +VDIMM.
E1	VSS1	GND	✅	VSS1 ground pin connected to GND.
E2	VSSQ4	GND	✅	VSSQ4 ground pin connected to GND.
E3	DQL0	M_DATA_A0	✅	DQ0 data pin connected to M_DATA_A0, part of the lower byte data bus.
E7	DML	M_DM_A0	✅	LDM (lower byte data mask) connected to M_DM_A0, controls write data masking for lower byte.
E8	VSSQ6	GND	✅	VSSQ6 ground pin connected to GND.
E9	VDDQ7	+VDIMM	✅	VDDQ7 power supply pin connected to +VDIMM.
F1	VDDQ3	+VDIMM	✅	VDDQ3 power supply pin connected to +VDIMM.
F2	DQL2	M_DATA_A2	✅	DQ2 data pin connected to M_DATA_A2, part of the lower byte data bus.
F3	DQSL	M_DQS_A_P0	✅	LDQS (lower byte data strobe) connected to M_DQS_A_P0, forming differential pair with LDQS#.
F7	DQL1	M_DATA_A1	✅	DQ1 data pin connected to M_DATA_A1, part of the lower byte data bus.
F8	DQL3	M_DATA_A3	✅	DQ3 data pin connected to M_DATA_A3, part of the lower byte data bus.
F9	VSSQ8	GND	✅	VSSQ8 ground pin connected to GND.
G1	VSSQ3	GND	✅	VSSQ3 ground pin connected to GND.
G2	DQL6	M_DATA_A6	✅	DQ6 data pin connected to M_DATA_A6, part of the lower byte data bus.
G3	/DQSL	M_DQS_A_N0	✅	LDQS# (lower byte data strobe complement) connected to M_DQS_A_N0, forming differential pair with LDQS.
G7	VDD1	+VDIMM	✅	VDD1 power supply pin connected to +VDIMM.
G8	VSS7	GND	✅	VSS7 ground pin connected to GND.
G9	VSSQ9	GND	✅	VSSQ9 ground pin connected to GND.
H1	VREFDQ	SM_VREF_DQ1_A	✅	VREFDQ reference voltage pin connected to SM_VREF_DQ1_A, which is generated by a resistor divider to provide 0.5 × VDIMM.
H2	VDDQ4	+VDIMM	✅	VDDQ4 power supply pin connected to +VDIMM.
H3	DQL4	M_DATA_A4	✅	DQ4 data pin connected to M_DATA_A4, part of the lower byte data bus.
H7	DQL7	M_DATA_A7	✅	DQ7 data pin connected to M_DATA_A7, part of the lower byte data bus.
H8	DQL5	M_DATA_A5	✅	DQ5 data pin connected to M_DATA_A5, part of the lower byte data bus.
H9	VDDQ8	+VDIMM	✅	VDDQ8 power supply pin connected to +VDIMM.
J1	NC1__ODT1_		✅	NC (No Connect) pin, correctly left unconnected.
J2	VSS5	GND	✅	VSS5 ground pin connected to GND.
J3	/RAS	M_RAS_A_L	✅	RAS# (row address strobe) command input connected to M_RAS_A_L.
J7	CK	M_CLK_A_P0	✅	CK (differential clock input) connected to M_CLK_A_P0, forming differential pair with CK#.
J8	VSS8	GND	✅	VSS8 ground pin connected to GND.
J9	NC3__CKE1_		✅	NC (No Connect) pin, correctly left unconnected.
K1	ODT	M_ODT_A0	✅	ODT (on-die termination) control input connected to M_ODT_A0.
K2	VDD9	+VDIMM	✅	VDD9 power supply pin connected to +VDIMM.
K3	/CAS	M_CAS_A_L	✅	CAS# (column address strobe) command input connected to M_CAS_A_L.
K7	/CK	M_CLK_A_N0	✅	CK# (differential clock input complement) connected to M_CLK_A_N0, forming differential pair with CK.
K8	VDD2	+VDIMM	✅	VDD2 power supply pin connected to +VDIMM.
K9	CKE	M_CKE_A0	✅	CKE (clock enable) input connected to M_CKE_A0.
L1	NC2__/CS1_		✅	NC (No Connect) pin, correctly left unconnected.
L2	/CS	M_CS_A_L0	✅	CS# (chip select) command input connected to M_CS_A_L0.
L3	/WE	M_WE_A_L	✅	WE# (write enable) command input connected to M_WE_A_L.
L7	A10_AP_	M_MA_A10	✅	A10/AP (address input A10 with auto precharge function) connected to M_MA_A10.
L8	ZQ	M_ZQ1	✅	ZQ calibration pin connected to M_ZQ1, which connects through R140 (240 ohm) to GND for output driver calibration.
L9	NC4__ZQ1_		✅	NC (No Connect) pin, correctly left unconnected.
M1	VSS2	GND	✅	VSS2 ground pin connected to GND.
M2	BA0	M_BS_A0	✅	BA0 (bank address bit 0) input connected to M_BS_A0.
M3	BA2	M_BS_A2	✅	BA2 (bank address bit 2) input connected to M_BS_A2.
M7	NC5		✅	NC (No Connect) pin, correctly left unconnected.
M8	VREFCA	SM_VREF_CA1_A	✅	VREFCA reference voltage pin connected to SM_VREF_CA1_A, which is generated by a resistor divider to provide 0.5 × VDIMM.
M9	VSS10	GND	✅	VSS10 ground pin connected to GND.
N1	VDD6	+VDIMM	✅	VDD6 power supply pin connected to +VDIMM.
N2	A3	M_MA_A3	✅	A3 (address input bit 3) connected to M_MA_A3.
N3	A0	M_MA_A0	✅	A0 (address input bit 0) connected to M_MA_A0.
N7	A12_/BC_	M_MA_A12	✅	A12/BC# (address input A12 with burst chop function) connected to M_MA_A12.
N8	BA1	M_BS_A1	✅	BA1 (bank address bit 1) input connected to M_BS_A1.
N9	VDD3	+VDIMM	✅	VDD3 power supply pin connected to +VDIMM.
P1	VSS3	GND	✅	VSS3 ground pin connected to GND.
P2	A5	M_MA_A5	✅	A5 (address input bit 5) connected to M_MA_A5.
P3	A2	M_MA_A2	✅	A2 (address input bit 2) connected to M_MA_A2.
P7	A1	M_MA_A1	✅	A1 (address input bit 1) connected to M_MA_A1.
P8	A4	M_MA_A4	✅	A4 (address input bit 4) connected to M_MA_A4.
P9	VSS11	GND	✅	VSS11 ground pin connected to GND.
R1	VDD7	+VDIMM	✅	VDD7 power supply pin connected to +VDIMM.
R2	A7	M_MA_A7	✅	A7 (address input bit 7) connected to M_MA_A7.
R3	A9	M_MA_A9	✅	A9 (address input bit 9) connected to M_MA_A9.
R7	A11	M_MA_A11	✅	A11 (address input bit 11) connected to M_MA_A11.
R8	A6	M_MA_A6	✅	A6 (address input bit 6) connected to M_MA_A6.
R9	VDD5	+VDIMM	✅	VDD5 power supply pin connected to +VDIMM.
T1	VSS4	GND	✅	VSS4 ground pin connected to GND.
T2	/RESET	M_A_RST_L	✅	RESET# (active low reset) input connected to M_A_RST_L through R353 (0 ohm).
T3	A13	M_MA_A13	✅	A13 (address input bit 13) connected to M_MA_A13.
T7	A14	M_MA_A14	✅	A14 (address input bit 14) connected to M_MA_A14.
T8	A8	M_MA_A8	✅	A8 (address input bit 8) connected to M_MA_A8.
T9	VSS12	GND	✅	VSS12 ground pin connected to GND.

MEM3 - MT41K256M16HA-125:E ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A1	VDDQ1	+VDIMM	✅	VDDQ1 power supply pin correctly connected to +VDIMM rail.
A2	DQU5	M_DATA_A30	✅	DQU5 data pin correctly connected to bit 30 of the memory data bus.
A3	DQU7	M_DATA_A31	✅	DQU7 data pin correctly connected to bit 31 of the memory data bus.
A7	DQU4	M_DATA_A25	✅	DQU4 data pin correctly connected to bit 25 of the memory data bus.
A8	VDDQ5	+VDIMM	✅	VDDQ5 power supply pin correctly connected to +VDIMM rail.
A9	VSS9	GND	✅	VSS9 ground pin correctly connected to GND.
B1	VSSQ1	GND	✅	VSSQ1 ground pin correctly connected to GND.
B2	VDD8	+VDIMM	✅	VDD8 power supply pin correctly connected to +VDIMM rail.
B3	VSS6	GND	✅	VSS6 ground pin correctly connected to GND.
B7	/DQSU	M_DQS_A_N3	✅	UDQS# (upper byte data strobe complement) correctly connected to differential strobe signal.
B8	DQU6	M_DATA_A24	✅	DQU6 data pin correctly connected to bit 24 of the memory data bus.
B9	VSSQ7	GND	✅	VSSQ7 ground pin correctly connected to GND.
C1	VDDQ2	+VDIMM	✅	VDDQ2 power supply pin correctly connected to +VDIMM rail.
C2	DQU3	M_DATA_A27	✅	DQU3 data pin correctly connected to bit 27 of the memory data bus.
C3	DQU1	M_DATA_A26	✅	DQU1 data pin correctly connected to bit 26 of the memory data bus.
C7	DQSU	M_DQS_A_P3	✅	UDQS (upper byte data strobe) correctly connected to differential strobe signal.
C8	DQU2	M_DATA_A28	✅	DQU2 data pin correctly connected to bit 28 of the memory data bus.
C9	VDDQ6	+VDIMM	✅	VDDQ6 power supply pin correctly connected to +VDIMM rail.
D1	VSSQ2	GND	✅	VSSQ2 ground pin correctly connected to GND.
D2	VDDQ9	+VDIMM	✅	VDDQ9 power supply pin correctly connected to +VDIMM rail.
D3	DMU	M_DM_A3	✅	UDM (upper byte data mask) correctly connected to data mask signal for upper byte.
D7	DQU0	M_DATA_A29	✅	DQU0 data pin correctly connected to bit 29 of the memory data bus.
D8	VSSQ5	GND	✅	VSSQ5 ground pin correctly connected to GND.
D9	VDD4	+VDIMM	✅	VDD4 power supply pin correctly connected to +VDIMM rail.
E1	VSS1	GND	✅	VSS1 ground pin correctly connected to GND.
E2	VSSQ4	GND	✅	VSSQ4 ground pin correctly connected to GND.
E3	DQL0	M_DATA_A16	✅	DQL0 data pin correctly connected to bit 16 of the memory data bus.
E7	DML	M_DM_A2	✅	LDM (lower byte data mask) correctly connected to data mask signal for lower byte.
E8	VSSQ6	GND	✅	VSSQ6 ground pin correctly connected to GND.
E9	VDDQ7	+VDIMM	✅	VDDQ7 power supply pin correctly connected to +VDIMM rail.
F1	VDDQ3	+VDIMM	✅	VDDQ3 power supply pin correctly connected to +VDIMM rail.
F2	DQL2	M_DATA_A18	✅	DQL2 data pin correctly connected to bit 18 of the memory data bus.
F3	DQSL	M_DQS_A_P2	✅	LDQS (lower byte data strobe) correctly connected to differential strobe signal.
F7	DQL1	M_DATA_A17	✅	DQL1 data pin correctly connected to bit 17 of the memory data bus.
F8	DQL3	M_DATA_A19	✅	DQL3 data pin correctly connected to bit 19 of the memory data bus.
F9	VSSQ8	GND	✅	VSSQ8 ground pin correctly connected to GND.
G1	VSSQ3	GND	✅	VSSQ3 ground pin correctly connected to GND.
G2	DQL6	M_DATA_A22	✅	DQL6 data pin correctly connected to bit 22 of the memory data bus.
G3	/DQSL	M_DQS_A_N2	✅	LDQS# (lower byte data strobe complement) correctly connected to differential strobe signal.
G7	VDD1	+VDIMM	✅	VDD1 power supply pin correctly connected to +VDIMM rail.
G8	VSS7	GND	✅	VSS7 ground pin correctly connected to GND.
G9	VSSQ9	GND	✅	VSSQ9 ground pin correctly connected to GND.
H1	VREFDQ	SM_VREF_DQ1_A	✅	VREFDQ reference voltage correctly connected to generated reference voltage for data bus.
H2	VDDQ4	+VDIMM	✅	VDDQ4 power supply pin correctly connected to +VDIMM rail.
H3	DQL4	M_DATA_A20	✅	DQL4 data pin correctly connected to bit 20 of the memory data bus.
H7	DQL7	M_DATA_A23	✅	DQL7 data pin correctly connected to bit 23 of the memory data bus.
H8	DQL5	M_DATA_A21	✅	DQL5 data pin correctly connected to bit 21 of the memory data bus.
H9	VDDQ8	+VDIMM	✅	VDDQ8 power supply pin correctly connected to +VDIMM rail.
J1	NC1__ODT1_		✅	NC1 (no connect) pin correctly left unconnected for single-rank configuration.
J2	VSS5	GND	✅	VSS5 ground pin correctly connected to GND.
J3	/RAS	M_RAS_A_L	✅	RAS# (row address strobe) command input correctly connected to memory controller.
J7	CK	M_CLK_A_P0	✅	CK (differential clock input) correctly connected to positive clock signal.
J8	VSS8	GND	✅	VSS8 ground pin correctly connected to GND.
J9	NC3__CKE1_		✅	NC3 (no connect) pin correctly left unconnected for single-rank configuration.
K1	ODT	M_ODT_A0	✅	ODT (on-die termination) control input correctly connected to memory controller.
K2	VDD9	+VDIMM	✅	VDD9 power supply pin correctly connected to +VDIMM rail.
K3	/CAS	M_CAS_A_L	✅	CAS# (column address strobe) command input correctly connected to memory controller.
K7	/CK	M_CLK_A_N0	✅	CK# (differential clock complement) correctly connected to negative clock signal.
K8	VDD2	+VDIMM	✅	VDD2 power supply pin correctly connected to +VDIMM rail.
K9	CKE	M_CKE_A0	✅	CKE (clock enable) input correctly connected to memory controller.
L1	NC2__/CS1_		✅	NC2 (no connect) pin correctly left unconnected for single-rank configuration.
L2	/CS	M_CS_A_L0	✅	CS# (chip select) command input correctly connected to memory controller.
L3	/WE	M_WE_A_L	✅	WE# (write enable) command input correctly connected to memory controller.
L7	A10_AP_	M_MA_A10	✅	A10/AP (address input with auto precharge) correctly connected to memory controller.
L8	ZQ	M_ZQ2	✅	ZQ calibration pin correctly connected to 240Ω resistor to ground.
L9	NC4__ZQ1_		✅	NC4 (no connect) pin correctly left unconnected for single-rank configuration.
M1	VSS2	GND	✅	VSS2 ground pin correctly connected to GND.
M2	BA0	M_BS_A0	✅	BA0 (bank address bit 0) correctly connected to memory controller.
M3	BA2	M_BS_A2	✅	BA2 (bank address bit 2) correctly connected to memory controller.
M7	NC5		✅	NC5 (no connect) pin correctly left unconnected.
M8	VREFCA	SM_VREF_CA1_A	✅	VREFCA reference voltage correctly connected to generated reference voltage for command/address bus.
M9	VSS10	GND	✅	VSS10 ground pin correctly connected to GND.
N1	VDD6	+VDIMM	✅	VDD6 power supply pin correctly connected to +VDIMM rail.
N2	A3	M_MA_A3	✅	A3 (address input bit 3) correctly connected to memory controller.
N3	A0	M_MA_A0	✅	A0 (address input bit 0) correctly connected to memory controller.
N7	A12_/BC_	M_MA_A12	✅	A12/BC# (address input with burst chop) correctly connected to memory controller.
N8	BA1	M_BS_A1	✅	BA1 (bank address bit 1) correctly connected to memory controller.
N9	VDD3	+VDIMM	✅	VDD3 power supply pin correctly connected to +VDIMM rail.
P1	VSS3	GND	✅	VSS3 ground pin correctly connected to GND.
P2	A5	M_MA_A5	✅	A5 (address input bit 5) correctly connected to memory controller.
P3	A2	M_MA_A2	✅	A2 (address input bit 2) correctly connected to memory controller.
P7	A1	M_MA_A1	✅	A1 (address input bit 1) correctly connected to memory controller.
P8	A4	M_MA_A4	✅	A4 (address input bit 4) correctly connected to memory controller.
P9	VSS11	GND	✅	VSS11 ground pin correctly connected to GND.
R1	VDD7	+VDIMM	✅	VDD7 power supply pin correctly connected to +VDIMM rail.
R2	A7	M_MA_A7	✅	A7 (address input bit 7) correctly connected to memory controller.
R3	A9	M_MA_A9	✅	A9 (address input bit 9) correctly connected to memory controller.
R7	A11	M_MA_A11	✅	A11 (address input bit 11) correctly connected to memory controller.
R8	A6	M_MA_A6	✅	A6 (address input bit 6) correctly connected to memory controller.
R9	VDD5	+VDIMM	✅	VDD5 power supply pin correctly connected to +VDIMM rail.
T1	VSS4	GND	✅	VSS4 ground pin correctly connected to GND.
T2	/RESET	M_A_RST_L	✅	RESET# (active low reset) correctly connected to memory controller reset signal.
T3	A13	M_MA_A13	✅	A13 (address input bit 13) correctly connected to memory controller.
T7	A14	M_MA_A14	✅	A14 (address input bit 14) correctly connected to memory controller.
T8	A8	M_MA_A8	✅	A8 (address input bit 8) correctly connected to memory controller.
T9	VSS12	GND	✅	VSS12 ground pin correctly connected to GND.

R326 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND to form the lower part of the VREFCA voltage divider.
2	2	SM_VREF_CA1_A	✅	Connected to SM_VREF_CA1_A, completing the voltage divider for VREFCA generation.

C344 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SM_VREF_CA1_A	✅	Connected to SM_VREF_CA1_A to provide additional AC filtering for the reference voltage.
2	2	GND	✅	Connected to GND, completing the decoupling capacitor configuration.

C133 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SM_VREF_CA1_A	✅	Connected to SM_VREF_CA1_A to provide AC filtering for the reference voltage.
2	2	GND	✅	Connected to GND, completing the decoupling capacitor configuration.

R144 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VDIMM	✅	Connected to +VDIMM to form the upper part of a voltage divider for VREFCA generation.
2	2	SM_VREF_CA1_A	✅	Connected to SM_VREF_CA1_A, providing the reference voltage to memory chips MEM2 and MEM3.

R310 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VDIMM	✅	Pull-up resistor for VREFDQ voltage divider, correctly connected to +VDIMM supply.
2	2	SM_VREF_DQ1_A	✅	Connected to VREFDQ reference voltage net, correctly positioned in voltage divider.

R325 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pull-down resistor for VREFDQ voltage divider, correctly connected to ground.
2	2	SM_VREF_DQ1_A	✅	Connected to VREFDQ reference voltage net, correctly positioned in voltage divider.

C124 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SM_VREF_DQ1_A	✅	Decoupling capacitor for VREFDQ reference voltage, correctly connected.
2	2	GND	✅	Ground connection for decoupling capacitor, correctly connected.

C329 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	SM_VREF_DQ1_A	✅	Decoupling capacitor for VREFDQ reference voltage, correctly connected.
2	2	GND	✅	Ground connection for decoupling capacitor, correctly connected.

R140 - 240 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	M_ZQ1	✅	Connected to M_ZQ1 net, which connects to the ZQ calibration pin of MEM2. This provides the external reference for output driver impedance calibration.
2	2	GND	✅	Connected to GND, providing the ground reference for the ZQ calibration resistor.

R327 - 240 ohm 1% 1/10W 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	M_ZQ2	✅	Connected to ZQ calibration pin of MEM3 (DDR3L memory). This is the correct connection for the ZQ calibration resistor.
2	2	GND	✅	Connected to ground (GND). This completes the ZQ calibration circuit correctly.

R353 - RES_0Ohm_1%_1/10W_0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	M_A_DRAMRST_L	✅	Pin 1 connects to M_A_DRAMRST_L, which is the DRAM reset signal from the memory controller. This 0-ohm resistor acts as a series jumper to route the reset signal to the memory chips.
2	2	M_A_RST_L	✅	Pin 2 connects to M_A_RST_L, which drives the /RESET pins of both MEM2 and MEM3 memory chips. The connection correctly provides the reset signal to both DDR3 memory devices.

C374 - 10pF 5% 50V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pin 1 connects to GND. This capacitor is marked DNI and would provide one side of a filter capacitor connection if installed.
2	2	M_A_RST_L	✅	Pin 2 connects to M_A_RST_L, the memory reset signal. This DNI capacitor would provide optional high-frequency filtering on the reset line if installed.

C331 - 3.3pF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	M_CLK_A_N0	✅	This 3.3pF capacitor is connected across the differential DDR3 clock pair (M_CLK_A_P0 and M_CLK_A_N0) that drives memory devices MEM2 and MEM3. The component is marked DNI (Do Not Install), indicating it is an optional signal integrity tuning component.
2	2	M_CLK_A_P0	✅	This 3.3pF capacitor is connected across the differential DDR3 clock pair (M_CLK_A_P0 and M_CLK_A_N0) that drives memory devices MEM2 and MEM3. The component is marked DNI (Do Not Install), indicating it is an optional signal integrity tuning component.

R118 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	10K pull-down resistor for E0 address pin of U33 EEPROM, marked DNI. Connects DDR_E0 to GND.
2	2	DDR_E0	✅	10K pull-down resistor for E0 address pin of U33 EEPROM, marked DNI. Connects DDR_E0 to GND.

R123 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	10K pull-down resistor for E1 address pin of U33 EEPROM, marked DNI. Connects DDR_E1 to GND.
2	2	DDR_E1	✅	10K pull-down resistor for E1 address pin of U33 EEPROM, marked DNI. Connects DDR_E1 to GND.

R121 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DDR_WP_A	✅	0-ohm resistor option to pull WC pin high for write protection, marked DNI. Connects DDR_WP_A to +VCC3.
2	2	+VCC3	✅	0-ohm resistor option to pull WC pin high for write protection, marked DNI. Connects DDR_WP_A to +VCC3.

R122 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DDR_WP_A	✅	0-ohm resistor option to pull WC pin low to enable writes, marked DNI. Connects DDR_WP_A to GND.
2	2	GND	✅	0-ohm resistor option to pull WC pin low to enable writes, marked DNI. Connects DDR_WP_A to GND.

C287 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	0.1uF decoupling capacitor for +VCC3 supply rail, located near U33 EEPROM. Connects +VCC3 to GND.
2	2	+VCC3	✅	0.1uF decoupling capacitor for +VCC3 supply rail, located near U33 EEPROM. Connects +VCC3 to GND.

U33 - M24C02-WMN6TP-X ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	E0	DDR_E0	✅	E0 address input pin connected to DDR_E0 net with optional pull-down resistor R118 (DNI) to GND. This configures the LSB of the I2C device address.
2	E1	DDR_E1	✅	E1 address input pin connected to DDR_E1 net with optional pull-down resistor R123 (DNI) to GND. This configures the middle bit of the I2C device address.
3	E2	GND	✅	E2 address input pin connected directly to GND. This sets the MSB of the I2C device address to logic 0.
4	GND	GND	✅	GND pin connected to ground plane. This provides the ground reference for the EEPROM.
5	SDA	DDR_SMB_DATA	✅	SDA pin connected to DDR_SMB_DATA net. This is the I2C data line for communication with the EEPROM.
6	SCL	DDR_SMB_CLK	✅	SCL pin connected to DDR_SMB_CLK net. This is the I2C clock line for communication with the EEPROM.
7	~WC	DDR_WP_A	✅	WC (Write Control) pin connected to DDR_WP_A net with configuration options via R121 (pull to VCC3, DNI) or R122 (pull to GND, DNI). This allows field-configurable write protection.
8	VCC	+VCC3	✅	VCC pin connected to +VCC3 supply rail. This provides 3.3V power to the EEPROM.

FL1 - 3750-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	CH1-IN	SD3_CD#	✅	CH1-IN connected to SD3_CD# (card detect input). This channel filters the card detect signal before it reaches the SD card connector.
2	CH2-IN	SD3_D2	✅	CH2-IN connected to SD3_D2 (data line 2 input). This channel filters data line 2 before it reaches the SD card connector.
3	CH3-IN	SD3_D3	✅	CH3-IN connected to SD3_D3 (data line 3 input). This channel filters data line 3 before it reaches the SD card connector.
4	CH4-IN	SD3_CMD	✅	CH4-IN connected to SD3_CMD (command line input). This channel filters the command line before it reaches the SD card connector.
5	CH5-IN	SD3_CLK	✅	CH5-IN connected to SD3_CLK (clock line input). This channel filters the clock line before it reaches the SD card connector.
6	CH6-IN	SD3_D0	✅	CH6-IN connected to SD3_D0 (data line 0 input). This channel filters data line 0 before it reaches the SD card connector.
7	CH7-IN	SD3_D1	✅	CH7-IN connected to SD3_D1 (data line 1 input). This channel filters data line 1 before it reaches the SD card connector.
8	CH8-IN		✅	CH8-IN is unconnected. Channel 8 is not used in this design.
9	CH8-OUT		✅	CH8-OUT is unconnected. Channel 8 is not used in this design.
10	CH7-OUT	SD3_D1_R	✅	CH7-OUT connected to SD3_D1_R, providing filtered data line 1 signal to the SD card connector pin 8.
11	CH6-OUT	SD3_D0_R	✅	CH6-OUT connected to SD3_D0_R, providing filtered data line 0 signal to the SD card connector pin 7.
12	CH5-OUT	SD3_CLK_R	✅	CH5-OUT connected to SD3_CLK_R, providing filtered clock signal to the SD card connector pin 5.
13	CH4-OUT	SD3_CMD_R	✅	CH4-OUT connected to SD3_CMD_R, providing filtered command signal to the SD card connector pin 3.
14	CH3-OUT	SD3_D3_R	✅	CH3-OUT connected to SD3_D3_R, providing filtered data line 3 signal to the SD card connector pin 2.
15	CH2-OUT	SD3_D2_R	✅	CH2-OUT connected to SD3_D2_R, providing filtered data line 2 signal to the SD card connector pin 1.
16	CH1-OUT	SD3_CD_R	✅	CH1-OUT connected to SD3_CD_R, providing filtered card detect signal to the SD card connector pin 10.
17	GND_PAD	GND	✅	GND_PAD connected to GND. Proper ground connection for the filter component.

P2 - 158-0001269 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	DAT2	SD3_D2_R	✅	DAT2 connected to SD3_D2_R, receiving filtered data line 2 from FL1 channel 2 output.
2	CD/DAT3	SD3_D3_R	✅	CD/DAT3 connected to SD3_D3_R, receiving filtered data line 3 from FL1 channel 3 output.
3	CMD	SD3_CMD_R	✅	CMD connected to SD3_CMD_R, receiving filtered command line from FL1 channel 4 output.
4	VDD	+VCC3	✅	VDD connected to +VCC3 with proper decoupling capacitors C162 and C159 (both 10uF).
5	CLOCK	SD3_CLK_R	✅	CLOCK connected to SD3_CLK_R, receiving filtered clock signal from FL1 channel 5 output.
6	VSS	GND	✅	VSS connected to GND. Proper ground connection for the SD card power supply.
7	DAT0	SD3_D0_R	✅	DAT0 connected to SD3_D0_R, receiving filtered data line 0 from FL1 channel 6 output.
8	DAT1	SD3_D1_R	✅	DAT1 connected to SD3_D1_R, receiving filtered data line 1 from FL1 channel 7 output.
9	GND	GND	✅	GND connected to GND. Additional ground connection for the SD card connector.
10	CD	SD3_CD_R	✅	CD connected to SD3_CD_R, receiving filtered card detect signal from FL1 channel 1 output.
11	GND3	FGND-uSD	✅	GND3, GND4, GND7, GND8 connected to FGND-uSD. Frame ground connections for EMI management, intentionally separated from FGND-uSD-Front per schematic note.
12	GND4	FGND-uSD	✅	GND3, GND4, GND7, GND8 connected to FGND-uSD. Frame ground connections for EMI management, intentionally separated from FGND-uSD-Front per schematic note.
15	GND7	FGND-uSD	✅	GND3, GND4, GND7, GND8 connected to FGND-uSD. Frame ground connections for EMI management, intentionally separated from FGND-uSD-Front per schematic note.
16	GND8	FGND-uSD	✅	GND3, GND4, GND7, GND8 connected to FGND-uSD. Frame ground connections for EMI management, intentionally separated from FGND-uSD-Front per schematic note.
13	GND5	FGND-uSD-Front	✅	GND5, GND6 connected to FGND-uSD-Front. Front frame ground connections, intentionally separated from FGND-uSD per schematic note.
14	GND6	FGND-uSD-Front	✅	GND5, GND6 connected to FGND-uSD-Front. Front frame ground connections, intentionally separated from FGND-uSD per schematic note.

R172 - 110-0001984 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8S	✅	2.2kΩ pullup resistor correctly connects LS_OE to +V1P8S to enable level shifters by default.
2	2	LS_OE	✅	2.2kΩ pullup resistor correctly connects LS_OE to +V1P8S to enable level shifters by default.

R171 - 110-0001984 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8S	✅	2.2kΩ pullup resistor correctly connects CT_HPD to +V1P8S to enable load switch and HPD by default.
2	2	HPD_ENB	✅	2.2kΩ pullup resistor correctly connects CT_HPD to +V1P8S to enable load switch and HPD by default.

R30 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_DDCDAT	✅	10kΩ pullup resistor on HDMI_DDCDAT is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation.
2	2	+V1P8S	✅	10kΩ pullup resistor on HDMI_DDCDAT is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation.

R28 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_DDCCLK	✅	10kΩ pullup resistor on HDMI_DDCCLK is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation.
2	2	+V1P8S	✅	10kΩ pullup resistor on HDMI_DDCCLK is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation.

R29 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_CEC	✅	10kΩ pullup resistor on HDMI_CEC is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation.
2	2	+V1P8S	✅	10kΩ pullup resistor on HDMI_CEC is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation.

C17 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	0.1µF decoupling capacitor correctly connected between VCCA and GND as required by datasheet.
2	2	+V1P8S	✅	0.1µF decoupling capacitor correctly connected between VCCA and GND as required by datasheet.

C155 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	0.1µF decoupling capacitor correctly connected between VCC5V and GND as required by datasheet.
2	2	+5VSB	✅	0.1µF decoupling capacitor correctly connected between VCC5V and GND as required by datasheet.

U2 - TPD12S016PW ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	CEC_A	HDMI_CEC	✅	CEC_A pin correctly connected to HDMI_CEC net with external 10K pullup to +V1P8S. The external pullup is redundant as the device has an internal 10kΩ pullup to VCCA.
2	SCL_A	HDMI_DDCCLK	✅	SCL_A pin correctly connected to HDMI_DDCCLK net with external 10K pullup to +V1P8S. The external pullup is redundant as the device has an internal 10kΩ pullup to VCCA.
3	SDA_A	HDMI_DDCDAT	✅	SDA_A pin correctly connected to HDMI_DDCDAT net with external 10K pullup to +V1P8S. The external pullup is redundant as the device has an internal 10kΩ pullup to VCCA.
4	HPD_A	HDMI_HPD	✅	HPD_A pin correctly connected to HDMI_HPD net, which goes to the HDMI controller. This is an output pin that signals hot plug detect status.
5	LS_OE	LS_OE	✅	LS_OE pin correctly connected to LS_OE net with 2.2K pullup resistor to +V1P8S. This enables the level shifters by default.
6	GND1	GND	✅	Ground pins correctly connected to the GND net.
14	GND2	GND	✅	Ground pins correctly connected to the GND net.
19	GND3	GND	✅	Ground pins correctly connected to the GND net.
7	CEC_B	C_HDMI_CEC	✅	CEC_B pin correctly connected to C_HDMI_CEC net, which goes to the HDMI connector CEC pin.
8	SCL_B	C_HDMI_SCL	✅	SCL_B pin correctly connected to C_HDMI_SCL net, which goes to the HDMI connector SCL pin.
9	SDA_B	C_HDMI_SDA	✅	SDA_B pin correctly connected to C_HDMI_SDA net, which goes to the HDMI connector SDA pin.
10	HPD_B	C_HDMI_HPD	✅	HPD_B pin correctly connected to C_HDMI_HPD net, which goes to the HDMI connector hot plug detect pin.
11	VCC5V	+5VSB	✅	VCC5V pin correctly connected to +5VSB supply with 0.1uF decoupling capacitor C155.
12	CT_HPD	HPD_ENB	✅	CT_HPD pin correctly connected to HPD_ENB net with 2.2K pullup resistor to +V1P8S. This enables the load switch and HPD by default.
13	5V_OUT	+HDMI_CRT_VCC	✅	5V_OUT pin correctly connected to +HDMI_CRT_VCC net with 4.7uF decoupling capacitor and ferrite bead to HDMI connector power pin.
15	CLK-	HDMI_OUT_CLK_DN	✅	CLK- and CLK+ pins correctly connected to HDMI_OUT_CLK_DN and HDMI_OUT_CLK_DP nets through common mode choke L14 to HDMI connector.
16	CLK+	HDMI_OUT_CLK_DP	✅	CLK- and CLK+ pins correctly connected to HDMI_OUT_CLK_DN and HDMI_OUT_CLK_DP nets through common mode choke L14 to HDMI connector.
17	D0-	HDMI_OUT_TX0_DN	✅	D0- and D0+ pins correctly connected to HDMI_OUT_TX0_DN and HDMI_OUT_TX0_DP nets through common mode choke L15 to HDMI connector.
18	D0+	HDMI_OUT_TX0_DP	✅	D0- and D0+ pins correctly connected to HDMI_OUT_TX0_DN and HDMI_OUT_TX0_DP nets through common mode choke L15 to HDMI connector.
20	D1-	HDMI_OUT_TX1_DN	✅	D1- and D1+ pins correctly connected to HDMI_OUT_TX1_DN and HDMI_OUT_TX1_DP nets through common mode choke L16 to HDMI connector.
21	D1+	HDMI_OUT_TX1_DP	✅	D1- and D1+ pins correctly connected to HDMI_OUT_TX1_DN and HDMI_OUT_TX1_DP nets through common mode choke L16 to HDMI connector.
22	D2-	HDMI_OUT_TX2_DN	✅	D2- and D2+ pins correctly connected to HDMI_OUT_TX2_DN and HDMI_OUT_TX2_DP nets through common mode choke L17 to HDMI connector.
23	D2+	HDMI_OUT_TX2_DP	✅	D2- and D2+ pins correctly connected to HDMI_OUT_TX2_DN and HDMI_OUT_TX2_DP nets through common mode choke L17 to HDMI connector.
24	VCCA	+V1P8S	✅	VCCA pin correctly connected to +V1P8S (1.8V) supply with 0.1uF decoupling capacitor C17.

L14 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	IN1	HDMI_CLK_C_DN	✅	IN1 pin correctly connected to HDMI_CLK_C_DN, maintaining proper differential pair polarity through the common mode choke.
3	IN2	HDMI_CLK_C_DP	✅	IN2 pin correctly connected to HDMI_CLK_C_DP, maintaining proper differential pair polarity through the common mode choke.
4	OUT2	HDMI_OUT_CLK_DP	✅	OUT2 pin correctly connected to HDMI_OUT_CLK_DP, routing the positive differential signal to U2 and the HDMI connector.
6	OUT1	HDMI_OUT_CLK_DN	✅	OUT1 pin correctly connected to HDMI_OUT_CLK_DN, routing the negative differential signal to U2 and the HDMI connector.

L17 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	IN1	HDMI_TX2_C_DN	✅	IN1 pin correctly connected to HDMI_TX2_C_DN, maintaining proper differential pair polarity for data channel 2.
3	IN2	HDMI_TX2_C_DP	✅	IN2 pin correctly connected to HDMI_TX2_C_DP, maintaining proper differential pair polarity for data channel 2.
4	OUT2	HDMI_OUT_TX2_DP	✅	OUT2 pin correctly connected to HDMI_OUT_TX2_DP, routing the positive differential signal to U2 and the HDMI connector.
6	OUT1	HDMI_OUT_TX2_DN	✅	OUT1 pin correctly connected to HDMI_OUT_TX2_DN, routing the negative differential signal to U2 and the HDMI connector.

L16 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	IN1	HDMI_TX1_C_DN	✅	IN1 pin correctly connected to HDMI_TX1_C_DN, maintaining proper differential pair polarity for data channel 1.
3	IN2	HDMI_TX1_C_DP	✅	IN2 pin correctly connected to HDMI_TX1_C_DP, maintaining proper differential pair polarity for data channel 1.
4	OUT2	HDMI_OUT_TX1_DP	✅	OUT2 pin correctly connected to HDMI_OUT_TX1_DP, routing the positive differential signal to U2 and the HDMI connector.
6	OUT1	HDMI_OUT_TX1_DN	✅	OUT1 pin correctly connected to HDMI_OUT_TX1_DN, routing the negative differential signal to U2 and the HDMI connector.

L15 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	IN1	HDMI_TX0_C_DN	✅	IN1 pin correctly connected to HDMI_TX0_C_DN, maintaining proper differential pair polarity for data channel 0.
3	IN2	HDMI_TX0_C_DP	✅	IN2 pin correctly connected to HDMI_TX0_C_DP, maintaining proper differential pair polarity for data channel 0.
4	OUT2	HDMI_OUT_TX0_DP	✅	OUT2 pin correctly connected to HDMI_OUT_TX0_DP, routing the positive differential signal to U2 and the HDMI connector.
6	OUT1	HDMI_OUT_TX0_DN	✅	OUT1 pin correctly connected to HDMI_OUT_TX0_DN, routing the negative differential signal to U2 and the HDMI connector.

R801 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_TX2_C_DN	✅	R801 (619Ω) provides DC bias termination for the HDMI_TX2_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX2_C_DN, and pin 2 connects to the common termination node HDMI_TERM.
2	2	HDMI_TERM	✅	R801 (619Ω) provides DC bias termination for the HDMI_TX2_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX2_C_DN, and pin 2 connects to the common termination node HDMI_TERM.

R802 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_TX2_C_DP	✅	R802 (619Ω) provides DC bias termination for the HDMI_TX2_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX2_C_DP, and pin 2 connects to the common termination node HDMI_TERM.
2	2	HDMI_TERM	✅	R802 (619Ω) provides DC bias termination for the HDMI_TX2_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX2_C_DP, and pin 2 connects to the common termination node HDMI_TERM.

R803 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_TX1_C_DN	✅	R803 (619Ω) provides DC bias termination for the HDMI_TX1_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX1_C_DN, and pin 2 connects to the common termination node HDMI_TERM.
2	2	HDMI_TERM	✅	R803 (619Ω) provides DC bias termination for the HDMI_TX1_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX1_C_DN, and pin 2 connects to the common termination node HDMI_TERM.

R804 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_TX1_C_DP	✅	R804 (619Ω) provides DC bias termination for the HDMI_TX1_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX1_C_DP, and pin 2 connects to the common termination node HDMI_TERM.
2	2	HDMI_TERM	✅	R804 (619Ω) provides DC bias termination for the HDMI_TX1_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX1_C_DP, and pin 2 connects to the common termination node HDMI_TERM.

R805 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_TX0_C_DN	✅	R805 (619Ω) provides DC bias termination for the HDMI_TX0_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX0_C_DN, and pin 2 connects to the common termination node HDMI_TERM.
2	2	HDMI_TERM	✅	R805 (619Ω) provides DC bias termination for the HDMI_TX0_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX0_C_DN, and pin 2 connects to the common termination node HDMI_TERM.

R806 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_TX0_C_DP	✅	R806 (619Ω) provides DC bias termination for the HDMI_TX0_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX0_C_DP, and pin 2 connects to the common termination node HDMI_TERM.
2	2	HDMI_TERM	✅	R806 (619Ω) provides DC bias termination for the HDMI_TX0_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX0_C_DP, and pin 2 connects to the common termination node HDMI_TERM.

R807 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_CLK_C_DP	✅	R807 (619Ω) provides DC bias termination for the HDMI_CLK_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_CLK_C_DP, and pin 2 connects to the common termination node HDMI_TERM.
2	2	HDMI_TERM	✅	R807 (619Ω) provides DC bias termination for the HDMI_CLK_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_CLK_C_DP, and pin 2 connects to the common termination node HDMI_TERM.

R808 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HDMI_CLK_C_DN	✅	R808 (619Ω) provides DC bias termination for the HDMI_CLK_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_CLK_C_DN, and pin 2 connects to the common termination node HDMI_TERM.
2	2	HDMI_TERM	✅	R808 (619Ω) provides DC bias termination for the HDMI_CLK_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_CLK_C_DN, and pin 2 connects to the common termination node HDMI_TERM.

R809 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$15N747	✅	0Ω resistor connecting +VCC3 to Q101 gate ($15N747 net). This configuration keeps the MOSFET always ON when +VCC3 is present, providing no dynamic control of the termination network.
2	2	+VCC3	✅	0Ω resistor connecting +VCC3 to Q101 gate ($15N747 net). This configuration keeps the MOSFET always ON when +VCC3 is present, providing no dynamic control of the termination network.

Q101 - FET_NCH_60V_300mA_SOT23 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	HDMI_TERM	✅	Drain pin correctly connected to HDMI_TERM net, which is the common termination point for eight 619Ω bias resistors (R801-R808) from the AC-coupled HDMI differential pairs.
G	GATE	$15N747	✅	Gate pin connected to net $15N747, which connects through 0Ω resistor R809 to +VCC3. This means the MOSFET gate is always at +VCC3 voltage, keeping Q101 always ON when power is present.
S	SOURCE	GND	✅	Source pin correctly connected to GND, providing the reference for the low-side switch configuration.

P1 - 158-0004513 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	HPLG	C_HDMI_HPD	✅	Hot Plug Detect (HPLG) signal correctly connected through U2 level translator to system HPD signal.
2	NC		✅	No Connect (NC) pin is correctly left unconnected.
3	DAT2+	HDMI_OUT_TX2_DP	✅	TMDS Data2+ differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system.
4	DAT2_S	GND	✅	TMDS Data2 shield correctly connected to ground.
5	DAT2-	HDMI_OUT_TX2_DN	✅	TMDS Data2- differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system.
6	DAT1+	HDMI_OUT_TX1_DP	✅	TMDS Data1+ differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system.
7	DAT1_S	GND	✅	TMDS Data1 shield correctly connected to ground.
8	DAT1-	HDMI_OUT_TX1_DN	✅	TMDS Data1- differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system.
9	DAT0+	HDMI_OUT_TX0_DP	✅	TMDS Data0+ differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system.
10	DAT0_S	GND	✅	TMDS Data0 shield correctly connected to ground.
11	DAT0-	HDMI_OUT_TX0_DN	✅	TMDS Data0- differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system.
12	CLK+	HDMI_OUT_CLK_DP	✅	TMDS Clock+ differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system.
13	CLK_S	GND	✅	TMDS Clock shield correctly connected to ground.
14	CLK-	HDMI_OUT_CLK_DN	✅	TMDS Clock- differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system.
15	CEC	C_HDMI_CEC	✅	Consumer Electronics Control (CEC) signal correctly connected through U2 level translator with proper pullup.
16	DDC/CEC_GND	GND	✅	DDC/CEC ground correctly connected to system ground.
17	SCL	C_HDMI_SCL	✅	DDC Clock (SCL) signal correctly connected through U2 level translator with proper pullup.
18	SDA	C_HDMI_SDA	✅	DDC Data (SDA) signal correctly connected through U2 level translator with proper pullup.
19	+5V	D5_0V_HDMI	✅	+5V power supply correctly provided through current-limited output from U2 with ferrite bead filtering.
20	MTG1	GND_EARTH	✅	Mounting/shield pins correctly connected to chassis ground with high-voltage isolation capacitor.
21	MTG2	GND_EARTH	✅	Mounting/shield pins correctly connected to chassis ground with high-voltage isolation capacitor.
22	MTG3	GND_EARTH	✅	Mounting/shield pins correctly connected to chassis ground with high-voltage isolation capacitor.
23	MTG4	GND_EARTH	✅	Mounting/shield pins correctly connected to chassis ground with high-voltage isolation capacitor.

L7 - BLM18KG221SN1D ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	P1	+HDMI_CRT_VCC	✅	Input pin of ferrite bead connected to +HDMI_CRT_VCC, which is the 5V output from U2 (TPD12S016PW). This provides EMI filtering for the HDMI connector power supply.
2	P2	D5_0V_HDMI	✅	Output pin of ferrite bead connected to D5_0V_HDMI, which supplies filtered 5V power to the HDMI connector (P1 pin 19).

C157 - 123-0001144 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+HDMI_CRT_VCC	✅	Connected to +HDMI_CRT_VCC to provide decoupling for the 5V output from U2 before the ferrite bead L7.
2	2	GND	✅	Connected to GND to complete the decoupling capacitor connection.

C16 - 123-0004415 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pin 1 is correctly connected to the main circuit ground (GND), but the component is marked DNI.
2	2	GND_EARTH	✅	Pin 2 is correctly connected to chassis/earth ground (GND_EARTH), but the component is marked DNI.

C161 - 2267-0004 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pin 1 is correctly connected to the main circuit ground (GND).
2	2	GND_EARTH	✅	Pin 2 is correctly connected to chassis/earth ground (GND_EARTH).

U32 - AP2172MPG ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	GND	GND	✅	Ground pin correctly connected to GND net.
2	IN	+USBVCC	✅	Input voltage pin connected to +USBVCC through ferrite bead FB13 from +5VSB supply with ceramic bypass capacitors present.
3	EN1	USB_HOST_EN0	✅	Enable input for channel 1 connected to USB_HOST_EN0 through level shifter U4 from SOC control signal.
4	EN2	USB_HOST_EN1	✅	Enable input for channel 2 connected to USB_HOST_EN1 through level shifter U4 from SOC control signal.
5	OC2#	SOC_USB_HOST_OC1	✅	Over-current flag output for channel 2 connected to SOC_USB_HOST_OC1 signal.
6	OUTB	USBP2	✅	Output for channel 2 connected to USBP2, which feeds through ferrite bead L2 to VBUS2 with proper output capacitors.
7	OUTA	USBP1	✅	Output for channel 1 connected to USBP1, which feeds through ferrite bead L1 to VBUS1 with proper output capacitors.
8	OC1#	SOC_USB_HOST_OC0	✅	Over-current flag output for channel 1 connected to SOC_USB_HOST_OC0 signal.
9	GND_PAD	GND	✅	Exposed pad correctly connected to GND for thermal management.

FB13 - 3044-0012 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Ferrite bead providing EMI filtering between +5VSB supply and USB power switch input +USBVCC.
2	2	+USBVCC	✅	Ferrite bead providing EMI filtering between +5VSB supply and USB power switch input +USBVCC.

L2 - BKP2125HS221-T ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	USBP2	✅	Ferrite bead providing filtering between power switch output USBP2 and USB connector VBUS2.
2	2	VBUS2	✅	Ferrite bead providing filtering between power switch output USBP2 and USB connector VBUS2.

C103 - 123-0001176 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Bulk output capacitor for USB channel 2 VBUS2.
2	2	VBUS2	✅	Bulk output capacitor for USB channel 2 VBUS2.

L1 - BKP2125HS221-T ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	USBP1	✅	Ferrite bead providing filtering between power switch output USBP1 and USB connector VBUS1.
2	2	VBUS1	✅	Ferrite bead providing filtering between power switch output USBP1 and USB connector VBUS1.

C91 - 123-0001176 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Bulk output capacitor for USB channel 1 VBUS1.
2	2	VBUS1	✅	Bulk output capacitor for USB channel 1 VBUS1.

R116 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	USB_HOST_BUFF_ENB	✅	Resistor pin 1 correctly connected to USB_HOST_BUFF_ENB (U4 OE pin).
2	2	+V1P8A	✅	Resistor pin 2 correctly connected to +V1P8A supply, providing pull-up for the OE pin.

U4 - NTS0102GT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	B2	USB_HOST_EN0	✅	B2 pin correctly connected to USB_HOST_EN0, translating the enable signal from 1.8V SOC level to 5V USB level for port 0.
2	GND	GND	✅	GND pin correctly connected to ground net.
3	VCCA	+V1P8A	✅	VCCA pin correctly connected to +V1P8A supply, providing the low-voltage side power for SOC signal translation.
4	A2	SOC_USB_HOST_EN0	✅	A2 pin correctly connected to SOC_USB_HOST_EN0, receiving the 1.8V enable signal from the SOC for port 0.
5	A1	SOC_USB_HOST_EN1	✅	A1 pin correctly connected to SOC_USB_HOST_EN1, receiving the 1.8V enable signal from the SOC for port 1.
6	OE	USB_HOST_BUFF_ENB	✅	OE pin correctly connected to USB_HOST_BUFF_ENB with pull-up resistor R116, enabling the level translator by default.
7	VCCB	+USBVCC	✅	VCCB pin correctly connected to +USBVCC supply, providing the high-voltage side power for USB signal translation.
8	B1	USB_HOST_EN1	✅	B1 pin correctly connected to USB_HOST_EN1, translating the enable signal from 1.8V SOC level to 5V USB level for port 1.

U9 - TPD4S012 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	D+	USB_H0	✅	D+ pin correctly connected to USB_H0, providing ESD protection for the USB 2.0 D+ signal of port A through common mode choke CHOKE4 to connector USB1 pin 3.
2	D-	USB_L0	✅	D- pin correctly connected to USB_L0, providing ESD protection for the USB 2.0 D- signal of port A through common mode choke CHOKE4 to connector USB1 pin 2.
3	ID		✅	ID pin is left floating, which is acceptable per datasheet for non-OTG USB host applications.
4	GND	GND	✅	GND pin correctly connected to the ground net.
5	NC		✅	NC pin correctly left unconnected as it is not internally connected per datasheet.
6	VBUS	VBUS1	✅	VBUS pin correctly connected to VBUS1, providing ESD protection for the USB port A power line with appropriate decoupling capacitors.

U8 - TPD4S012 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	D+	USB_H1	✅	D+ pin correctly connected to USB_H1, providing ESD protection for the USB 2.0 D+ signal of port B through common mode choke CHOKE3 to connector USB1 pin 12.
2	D-	USB_L1	✅	D- pin correctly connected to USB_L1, providing ESD protection for the USB 2.0 D- signal of port B through common mode choke CHOKE3 to connector USB1 pin 11.
3	ID		✅	ID pin is left floating, which is acceptable per datasheet for non-OTG USB host applications.
4	GND	GND	✅	GND pin correctly connected to the ground net.
5	NC		✅	NC pin correctly left unconnected as it is not internally connected per datasheet.
6	VBUS	VBUS2	✅	VBUS pin correctly connected to VBUS2, providing ESD protection for the USB port B power line with appropriate decoupling capacitors.

U29 - TPD4USB30 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	D1+	USB3_TX0P_C	✅	D1+ pin connected to USB3_TX0P_C net, providing ESD protection for the USB 3.0 TX positive differential signal between the common-mode choke and the USB connector.
2	D1-	USB3_TX0N_C	✅	D1- pin connected to USB3_TX0N_C net, providing ESD protection for the USB 3.0 TX negative differential signal between the common-mode choke and the USB connector.
3	GND1	GND	✅	GND1 pin correctly connected to the GND net for ESD protection reference.
4	D2+	USB3_RX0P_C	✅	D2+ pin connected to USB3_RX0P_C net, providing ESD protection for the USB 3.0 RX positive differential signal between the USB connector and the common-mode choke.
5	D2-	USB3_RX0N_C	✅	D2- pin connected to USB3_RX0N_C net, providing ESD protection for the USB 3.0 RX negative differential signal between the USB connector and the common-mode choke.
6	NC4	USB3_RX0N_C	✅	NC4 pin is connected to USB3_RX0N_C, the same net as D2-. Without datasheet confirmation, this appears to be an intentional parallel connection for improved high-speed signal performance, though the NC designation suggests it might be optional.
7	NC3	USB3_RX0P_C	✅	NC3 pin is connected to USB3_RX0P_C, the same net as D2+. Without datasheet confirmation, this appears to be an intentional parallel connection for improved high-speed signal performance, though the NC designation suggests it might be optional.
8	GND2	GND	✅	GND2 pin correctly connected to the GND net for ESD protection reference.
9	NC2	USB3_TX0N_C	✅	NC2 pin is connected to USB3_TX0N_C, the same net as D1-. Without datasheet confirmation, this appears to be an intentional parallel connection for improved high-speed signal performance, though the NC designation suggests it might be optional.
10	NC1	USB3_TX0P_C	✅	NC1 pin is connected to USB3_TX0P_C, the same net as D1+. Without datasheet confirmation, this appears to be an intentional parallel connection for improved high-speed signal performance, though the NC designation suggests it might be optional.

C192 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	USB3_TXP0	✅	Pin 1 connects to USB3_TXP0 net from the SOC, serving as the input side of the AC coupling capacitor for the positive USB3 TX signal.
2	2	USB3_TX0P-R	✅	Pin 2 connects to USB3_TX0P-R net, serving as the output side of the AC coupling capacitor feeding CHOKE2 IN1.

CHOKE2 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	IN1	USB3_TX0P-R	✅	IN1 pin connects to USB3_TX0P-R net, which receives the positive signal of the USB3 SuperSpeed TX differential pair from the SOC through AC coupling capacitor C192.
3	IN2	USB3_TX0N-R	✅	IN2 pin connects to USB3_TX0N-R net, which receives the negative signal of the USB3 SuperSpeed TX differential pair from the SOC through AC coupling capacitor C191.
4	OUT2	USB3_TX0N_C	✅	OUT2 pin connects to USB3_TX0N_C net, which outputs the filtered negative signal of the USB3 TX differential pair to the USB connector through ESD protection U29.
6	OUT1	USB3_TX0P_C	✅	OUT1 pin connects to USB3_TX0P_C net, which outputs the filtered positive signal of the USB3 TX differential pair to the USB connector through ESD protection U29.

C191 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	USB3_TXN0	✅	Pin 1 connects to USB3_TXN0 net from the SOC, serving as the input side of the AC coupling capacitor for the negative USB3 TX signal.
2	2	USB3_TX0N-R	✅	Pin 2 connects to USB3_TX0N-R net, serving as the output side of the AC coupling capacitor feeding CHOKE2 IN2.

CHOKE1 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	IN1	USB3_RX0N_C	✅	IN1 pin connects to USB3_RX0N_C net, which carries the negative signal of the USB3 SuperSpeed RX differential pair from the USB connector through ESD protection U29.
3	IN2	USB3_RX0P_C	✅	IN2 pin connects to USB3_RX0P_C net, which carries the positive signal of the USB3 SuperSpeed RX differential pair from the USB connector through ESD protection U29.
4	OUT2	USB3_RXP0	✅	OUT2 pin connects to USB3_RXP0 net, which outputs the filtered positive signal of the USB3 RX differential pair to the SOC.
6	OUT1	USB3_RXN0	✅	OUT1 pin connects to USB3_RXN0 net, which outputs the filtered negative signal of the USB3 RX differential pair to the SOC.

CHOKE4 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	IN1	USB_DN0	✅	Input pin for USB D- signal (USB_DN0), correctly connected to form one half of the differential pair through the common mode choke.
3	IN2	USB_DP0	✅	Input pin for USB D+ signal (USB_DP0), correctly connected to form the other half of the differential pair through the common mode choke.
4	OUT2	USB_H0	✅	Output pin for USB D+ signal (USB_H0), correctly connected to ESD protection and USB connector port A D+ pin.
6	OUT1	USB_L0	✅	Output pin for USB D- signal (USB_L0), correctly connected to ESD protection and USB connector port A D- pin.

CHOKE3 - 3142-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	IN1	USB_DN1	✅	Input pin for USB D- signal (USB_DN1), correctly connected to form one half of the differential pair through the common mode choke.
3	IN2	USB_DP1	✅	Input pin for USB D+ signal (USB_DP1), correctly connected to form the other half of the differential pair through the common mode choke.
4	OUT2	USB_H1	✅	Output pin for USB D+ signal (USB_H1), correctly connected to ESD protection and USB connector port B D+ pin.
6	OUT1	USB_L1	✅	Output pin for USB D- signal (USB_L1), correctly connected to ESD protection and USB connector port B D- pin.

USB1 - 258-0004503 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VBUSA	VBUS1	✅	VBUSA provides 5V power to USB port A. Connected through ferrite bead L1 to power switch U32 OUTA, with ESD protection via U9 and multiple decoupling capacitors.
2	DA-	USB_L0	✅	DA- is the USB 2.0 D- signal for port A. Connected through common mode choke CHOKE4 to USB_DN0 with ESD protection via U9.
3	DA+	USB_H0	✅	DA+ is the USB 2.0 D+ signal for port A. Connected through common mode choke CHOKE4 to USB_DP0 with ESD protection via U9.
4	GNDA	GND	✅	GNDA is the ground connection for USB port A, properly connected to the main GND net.
5	SSRX-	USB3_RX0N_C	✅	SSRX- is the USB 3.0 SuperSpeed receive negative signal. Connected through common mode choke CHOKE1 to USB3_RXN0 with ESD protection via U29.
6	SSRX+	USB3_RX0P_C	✅	SSRX+ is the USB 3.0 SuperSpeed receive positive signal. Connected through common mode choke CHOKE1 to USB3_RXP0 with ESD protection via U29.
7	GND_DRAIN	GND	✅	GND_DRAIN is the drain/shield ground connection, properly connected to the main GND net.
8	SSTX-	USB3_TX0N_C	✅	SSTX- is the USB 3.0 SuperSpeed transmit negative signal. Connected from SOC through AC coupling capacitor C191 and common mode choke CHOKE2 with ESD protection via U29.
9	SSTX+	USB3_TX0P_C	✅	SSTX+ is the USB 3.0 SuperSpeed transmit positive signal. Connected from SOC through AC coupling capacitor C192 and common mode choke CHOKE2 with ESD protection via U29.
10	VBUSB	VBUS2	✅	VBUSB provides 5V power to USB port B. Connected through ferrite bead L2 to power switch U32 OUTB, with ESD protection via U8 and multiple decoupling capacitors.
11	DB-	USB_L1	✅	DB- is the USB 2.0 D- signal for port B. Connected through common mode choke CHOKE3 to USB_DN1 with ESD protection via U8.
12	DB+	USB_H1	✅	DB+ is the USB 2.0 D+ signal for port B. Connected through common mode choke CHOKE3 to USB_DP1 with ESD protection via U8.
13	GNDB	GND	✅	GNDB is the ground connection for USB port B, properly connected to the main GND net.
MH1	SHIELD1	GND_EARTH	✅	Shield pins are connected to GND_EARTH for chassis ground connection. Optional high-voltage capacitor C211 (DNI) can provide capacitive coupling to signal ground for ESD and conducted immunity.
MH2	SHIELD2	GND_EARTH	✅	Shield pins are connected to GND_EARTH for chassis ground connection. Optional high-voltage capacitor C211 (DNI) can provide capacitive coupling to signal ground for ESD and conducted immunity.
MH3	SHIELD3	GND_EARTH	✅	Shield pins are connected to GND_EARTH for chassis ground connection. Optional high-voltage capacitor C211 (DNI) can provide capacitive coupling to signal ground for ESD and conducted immunity.
MH4	SHIELD4	GND_EARTH	✅	Shield pins are connected to GND_EARTH for chassis ground connection. Optional high-voltage capacitor C211 (DNI) can provide capacitive coupling to signal ground for ESD and conducted immunity.

J10 - 158-0004534 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
2	2	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
13	13	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
14	14	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
25	25	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
26	26	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
37	37	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
38	38	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
49	49	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
50	50	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
59	59	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
60	60	GND	✅	Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution.
3	3	mSATA_TX_P	✅	mSATA transmit differential pair (TX_P on pin 3, TX_N on pin 5). Standard differential signaling for SATA interface.
5	5	mSATA_TX_N	✅	mSATA transmit differential pair (TX_P on pin 3, TX_N on pin 5). Standard differential signaling for SATA interface.
4	4	mSATA_RX_P	✅	mSATA receive differential pair (RX_P on pin 4, RX_N on pin 6). Standard differential signaling for SATA interface.
6	6	mSATA_RX_N	✅	mSATA receive differential pair (RX_P on pin 4, RX_N on pin 6). Standard differential signaling for SATA interface.
7	7	+5VSB	✅	5V standby power supply pins. Multiple pins distribute current and reduce connector inductance.
8	8	+5VSB	✅	5V standby power supply pins. Multiple pins distribute current and reduce connector inductance.
19	19	+5VSB	✅	5V standby power supply pins. Multiple pins distribute current and reduce connector inductance.
20	20	+5VSB	✅	5V standby power supply pins. Multiple pins distribute current and reduce connector inductance.
31	31	+5VSB	✅	5V standby power supply pins. Multiple pins distribute current and reduce connector inductance.
32	32	+5VSB	✅	5V standby power supply pins. Multiple pins distribute current and reduce connector inductance.
43	43	+5VSB	✅	5V standby power supply pins. Multiple pins distribute current and reduce connector inductance.
44	44	+5VSB	✅	5V standby power supply pins. Multiple pins distribute current and reduce connector inductance.
9	9	mPCIE_REFCLK_P	✅	mPCIE reference clock differential pair (REFCLK_P on pin 9, REFCLK_N on pin 11). Provides clock reference for PCIe interface.
11	11	mPCIE_REFCLK_N	✅	mPCIE reference clock differential pair (REFCLK_P on pin 9, REFCLK_N on pin 11). Provides clock reference for PCIe interface.
10	10	USB_HOST_DP	✅	USB 2.0 differential data pair (D+ on pin 10, D- on pin 12). Standard USB host interface signals.
12	12	USB_HOST_DN	✅	USB 2.0 differential data pair (D+ on pin 10, D- on pin 12). Standard USB host interface signals.
15	15	mPCIE_TX_P	✅	mPCIE transmit differential pair (TX_P on pin 15, TX_N on pin 17). Standard PCIe differential signaling.
17	17	mPCIE_TX_N	✅	mPCIE transmit differential pair (TX_P on pin 15, TX_N on pin 17). Standard PCIe differential signaling.
16	16	mPCIE_RX_N	✅	mPCIE receive differential pair with intentional polarity inversion (RX_N on pin 16, RX_P on pin 18). Schematic note indicates this is for ease of layout routing.
18	18	mPCIE_RX_P	✅	mPCIE receive differential pair with intentional polarity inversion (RX_N on pin 16, RX_P on pin 18). Schematic note indicates this is for ease of layout routing.
21	21	I2C6_SCL	✅	I2C bus signals (SCL on pin 21, SDA on pin 23) with 10K pullup resistors to +V1P8S. Standard I2C interface configuration.
23	23	I2C6_SDA	✅	I2C bus signals (SCL on pin 21, SDA on pin 23) with 10K pullup resistors to +V1P8S. Standard I2C interface configuration.
22	22	mPCIE_WAKEB	✅	mPCIE wake signal (active low). Used to wake the PCIe device from low power states.
24	24	mPCIe_CLKREQ3_B	✅	mPCIE clock request signal (active low). Used for PCIe clock power management.
27	27	EXP_GPIO1	✅	General purpose I/O expansion signals. Provide flexible interface options for the expansion connector.
28	28	EXP_GPIO3	✅	General purpose I/O expansion signals. Provide flexible interface options for the expansion connector.
29	29	EXP_GPIO2	✅	General purpose I/O expansion signals. Provide flexible interface options for the expansion connector.
30	30	EXP_GPIO4	✅	General purpose I/O expansion signals. Provide flexible interface options for the expansion connector.
33	33	XDP_H_OBSDATA_A1	✅	XDP observation data bus signals. Part of the debug interface for system observation.
34	34	XDP_H_OBSDATA_A0	✅	XDP observation data bus signals. Part of the debug interface for system observation.
35	35	XDP_H_OBSDATA_A2	✅	XDP observation data bus signals. Part of the debug interface for system observation.
36	36	XDP_H_OBSDATA_A3	✅	XDP observation data bus signals. Part of the debug interface for system observation.
39	39	XDP_H_PRDYB	✅	XDP PRDY signal (active low). Indicates the debug target is ready.
40	40	XDP_H_PREQB_PB	✅	XDP PREQ signal (active low, buffered). Debug probe request signal buffered through U1 with 200 ohm pullup.
41	41	HOOK0	✅	HOOK0 test/configuration signal connected to PMC_RSMRST through 1K series resistor.
42	42	HOOK1	✅	HOOK1 test/configuration signal connected to front panel power button through 0 ohm jumper, with optional DNI pulldown.
45	45	HOOK2	✅	HOOK2 test/configuration signal connected to PMC_CORE_PWROK through 1K series resistor.
46	46	PMC_RSTBTN	✅	PMC reset button input with debounce capacitor and pullup resistor. Standard button interface configuration.
47	47	HOOK6	✅	HOOK6 test/configuration signal connected to PMC_PLTRST_R_V1P8 through 1K series resistor.
48	48	ILB_RTC_TESTB	✅	RTC test signal (active low) with 1K pullup to RTC supply and 1uF capacitor. The large capacitor may cause slow signal transitions.
51	51	HOOK4	✅	HOOK4 test/configuration signal connected to +3VSB through 0 ohm jumper.
52	52	XDP_H_TRSTB	✅	JTAG test reset signal (active low). Standard JTAG interface signal.
53	53	HOOK5	✅	HOOK5 test/configuration signal connected to +V1P8S through 0 ohm jumper.
54	54	XDP_H_TCK	✅	JTAG test clock signal. Standard JTAG interface signal.
55	55	+V1P8A	✅	1.8V analog power supply pin. Powers the XDP buffer and provides reference voltage.
56	56	XDP_H_TMS	✅	JTAG test mode select signal. Standard JTAG interface signal.
57	57	XDP_H_TDO	✅	JTAG test data out signal with 51 ohm pullup to +V1P8A. The strong pullup is unusual for TDO and may cause excessive current draw when driven low.
58	58	XDP_H_TDI	✅	JTAG test data in signal. Standard JTAG interface signal.

U1 - SN74AUP1G34 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	NC		✅	NC (No Connect) pin is correctly left unconnected.
2	A	XDP_H_PREQB_PB	✅	Input A is connected to XDP_H_PREQB_PB with a 200 ohm pull-up resistor to +V1P8A, providing a defined logic state.
3	GND	GND	✅	Ground pin is correctly connected to the GND net.
4	Y	XDP_H_PREQB	✅	Output Y is connected to XDP_H_PREQB, providing the buffered output signal.
5	VCC	+V1P8A	✅	VCC is connected to +V1P8A (1.8V) with proper 0.1uF bypass capacitor C5.

R3 - 110-0001954 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	XDP_H_PREQB_PB	✅	Connected to XDP_H_PREQB_PB (U1 input), providing pull-up function.
2	2	+V1P8A	✅	Connected to +V1P8A power supply, providing pull-up voltage.

C5 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to GND, providing return path for bypass capacitor.
2	2	+V1P8A	✅	Connected to +V1P8A, providing bypass capacitance for U1 VCC.

R13 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	I2C6_SCL	✅	Pin 1 connects to I2C6_SCL and serves as one end of the I2C clock line pull-up resistor.
2	2	+V1P8S	✅	Pin 2 connects to +V1P8S (1.8V standby supply) and provides the pull-up voltage for the I2C clock line.

R14 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	I2C6_SDA	✅	Pin 1 connects to I2C6_SDA and serves as one end of the I2C data line pull-up resistor.
2	2	+V1P8S	✅	Pin 2 connects to +V1P8S (1.8V standby supply) and provides the pull-up voltage for the I2C data line.

R15 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PMC_RSMRST	✅	1K series resistor connecting PMC_RSMRST signal to expansion connector pin HOOK0 (J10 pin 41). Provides current limiting and protection for the reset signal going off-board.
2	2	HOOK0	✅	1K series resistor connecting PMC_RSMRST signal to expansion connector pin HOOK0 (J10 pin 41). Provides current limiting and protection for the reset signal going off-board.

R16 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PMC_CORE_PWROK	✅	1K series resistor connecting PMC_CORE_PWROK signal to expansion connector pin HOOK2 (J10 pin 45). Provides current limiting and protection for the power-good signal going off-board.
2	2	HOOK2	✅	1K series resistor connecting PMC_CORE_PWROK signal to expansion connector pin HOOK2 (J10 pin 45). Provides current limiting and protection for the power-good signal going off-board.

R17 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PMC_PLTRST_R_V1P8	✅	1K series resistor connecting PMC_PLTRST_R_V1P8 signal to expansion connector pin HOOK6 (J10 pin 47). Provides current limiting and protection for the platform reset signal going off-board.
2	2	HOOK6	✅	1K series resistor connecting PMC_PLTRST_R_V1P8 signal to expansion connector pin HOOK6 (J10 pin 47). Provides current limiting and protection for the platform reset signal going off-board.

R5 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	HOOK1	✅	0-ohm jumper connecting expansion connector pin HOOK1 (J10 pin 42) to front panel power button signal FP_PWRBTN. Provides direct connection with option for disconnection by not populating.
2	2	FP_PWRBTN	✅	0-ohm jumper connecting expansion connector pin HOOK1 (J10 pin 42) to front panel power button signal FP_PWRBTN. Provides direct connection with option for disconnection by not populating.

R6 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PMC_RSTBTN	✅	Connected to PMC_RSTBTN signal, which is pulled up to +V1P8S through this 1K resistor. This forms the pull-up side of a reset button input circuit.
2	2	+V1P8S	✅	Connected to +V1P8S (1.8V standby power rail), providing the pull-up voltage for the reset button circuit.

C1 - 123-0001056 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PMC_RSTBTN	✅	Connected to PMC_RSTBTN signal, providing debouncing and filtering for the reset button input.
2	2	GND	✅	Connected to GND, completing the RC filter network for the reset button input.

R7 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	ILB_RTC_TESTB	✅	Connected to ILB_RTC_TESTB signal, which is pulled up to +RTCVCC through this 1K resistor and filtered to ground through C2.
2	2	+RTCVCC	✅	Connected to +RTCVCC power rail, providing pull-up voltage for the ILB_RTC_TESTB signal.

C2 - 123-0001066 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Connected to ground, providing the return path for filtering the ILB_RTC_TESTB signal.
2	2	ILB_RTC_TESTB	✅	Connected to ILB_RTC_TESTB signal, forming an RC filter with R7 (1K) for signal conditioning.

R21 - 110-0002078 ❌

DRCY flagged 1 potential issues in this component.

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8A	❌	R21 is configured as a 51 ohm pull-up resistor between the +V1P8A power rail (pin 1) and the XDP_H_TDO signal (pin 2). This configuration is incorrect for a JTAG TDO output signal. The 51 ohm value would draw excessive current (~35mA) when TDO is driven low, potentially damaging the output driver and causing signal integrity issues. TDO is an output signal that typically should not have a pull-up resistor, or if required, should use a weak pull-up (4.7k-10k ohms). The 51 ohm value is characteristic of series termination resistors, not pull-ups, suggesting this may be a design or connection error. Pin 1 of R21 is connected to the +V1P8A power rail (1.8V) (from schematic) Pin 2 of R21 is connected to net XDP_H_TDO (from schematic) XDP_H_TDO connects to expansion connector J10 pin 57 (from schematic) R21 has a resistance value of 51 ohms (51R0) (from schematic) R21 is rated at 1/10W (100mW) power dissipation (from schematic) This configuration creates a pull-up resistor from XDP_H_TDO to the +V1P8A power rail (reasoning) XDP_H_TDO is a JTAG Test Data Out signal based on the naming convention and associated signals (XDP_H_TCK, XDP_H_TMS, XDP_H_TDI, XDP_H_TRSTB) visible in the schematic (reasoning) TDO is an output signal from the device under test in JTAG and debug interfaces (reasoning) A 51 ohm pull-up would draw approximately 35mA when TDO is driven low (1.8V / 51Ω = 35mA) (reasoning) This current draw is excessive for typical digital logic outputs and could damage or overload the TDO output driver (reasoning) The power dissipation in the resistor when TDO is low would be approximately 63mW (1.8V × 35mA), which is significant relative to the 100mW rating (reasoning) Standard JTAG practice is to have pull-ups on input signals (TDI, TMS, TRST) but not on output signals (TDO) (reasoning) If a pull-up is required on TDO for specific implementations, it should typically be a weak pull-up in the 4.7kΩ to 10kΩ range (reasoning) No other XDP signals visible in the schematic (TDI, TMS, TCK, TRSTB) have similar pull-up resistors, making this configuration unusual (from schematic) 51 ohms is a typical value for series termination resistors used for impedance matching, not for pull-up applications (reasoning) If series termination was intended, the resistor should be placed in series with the signal (between the source and load), not as a pull-up to power (reasoning) Pull-up resistors on output signals can cause signal contention and increased power consumption when the output drives low (reasoning) This configuration is likely a design error and should either be removed (DNI), replaced with a much higher value resistor (4.7k-10k ohms) if a weak pull-up is specifically required, or reconfigured as series termination if impedance matching is needed (reasoning)
2	2	XDP_H_TDO	❌	R21 is configured as a 51 ohm pull-up resistor between the +V1P8A power rail (pin 1) and the XDP_H_TDO signal (pin 2). This configuration is incorrect for a JTAG TDO output signal. The 51 ohm value would draw excessive current (~35mA) when TDO is driven low, potentially damaging the output driver and causing signal integrity issues. TDO is an output signal that typically should not have a pull-up resistor, or if required, should use a weak pull-up (4.7k-10k ohms). The 51 ohm value is characteristic of series termination resistors, not pull-ups, suggesting this may be a design or connection error. Pin 1 of R21 is connected to the +V1P8A power rail (1.8V) (from schematic) Pin 2 of R21 is connected to net XDP_H_TDO (from schematic) XDP_H_TDO connects to expansion connector J10 pin 57 (from schematic) R21 has a resistance value of 51 ohms (51R0) (from schematic) R21 is rated at 1/10W (100mW) power dissipation (from schematic) This configuration creates a pull-up resistor from XDP_H_TDO to the +V1P8A power rail (reasoning) XDP_H_TDO is a JTAG Test Data Out signal based on the naming convention and associated signals (XDP_H_TCK, XDP_H_TMS, XDP_H_TDI, XDP_H_TRSTB) visible in the schematic (reasoning) TDO is an output signal from the device under test in JTAG and debug interfaces (reasoning) A 51 ohm pull-up would draw approximately 35mA when TDO is driven low (1.8V / 51Ω = 35mA) (reasoning) This current draw is excessive for typical digital logic outputs and could damage or overload the TDO output driver (reasoning) The power dissipation in the resistor when TDO is low would be approximately 63mW (1.8V × 35mA), which is significant relative to the 100mW rating (reasoning) Standard JTAG practice is to have pull-ups on input signals (TDI, TMS, TRST) but not on output signals (TDO) (reasoning) If a pull-up is required on TDO for specific implementations, it should typically be a weak pull-up in the 4.7kΩ to 10kΩ range (reasoning) No other XDP signals visible in the schematic (TDI, TMS, TCK, TRSTB) have similar pull-up resistors, making this configuration unusual (from schematic) 51 ohms is a typical value for series termination resistors used for impedance matching, not for pull-up applications (reasoning) If series termination was intended, the resistor should be placed in series with the signal (between the source and load), not as a pull-up to power (reasoning) Pull-up resistors on output signals can cause signal contention and increased power consumption when the output drives low (reasoning) This configuration is likely a design error and should either be removed (DNI), replaced with a much higher value resistor (4.7k-10k ohms) if a weak pull-up is specifically required, or reconfigured as series termination if impedance matching is needed (reasoning)

U42 - WGI210AT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	LAN_PWR_GOOD	$18N3538	✅	LAN_PWR_GOOD is pulled up to +3VSB_LAN through R828 (10K), providing a power good indication signal.
2	NC_SI_CLK_IN	$18N3372	✅	NC_SI_CLK_IN is pulled down to GND through R837 (1K), terminating this unused serial interface clock input.
3	NC_SI_CRS_DV	$18N3374	✅	NC_SI_CRS_DV is pulled down to GND through R838 (1K), terminating this unused serial interface signal.
4	JTAG_TDO		✅	JTAG_TDO is left unconnected, which is acceptable for a JTAG output pin.
5	NC_SI_RXD1	$18N3305	✅	NC_SI_RXD1 is pulled up to +3VSB_LAN through R826 (10K), terminating this unused serial interface receive data pin.
6	NC_SI_RXD0	$18N3303	✅	NC_SI_RXD0 is pulled up to +3VSB_LAN through R825 (10K), terminating this unused serial interface receive data pin.
7	NC_SI_TX_EN	$18N3376	✅	NC_SI_TX_EN is pulled down to GND through R839 (1K), terminating this unused serial interface transmit enable pin.
8	NC_SI_TXD1	$18N3301	✅	NC_SI_TXD1 is pulled up to +3VSB_LAN through R824 (10K), terminating this unused serial interface transmit data pin.
9	NC_SI_TXD0	$18N3299	✅	NC_SI_TXD0 is pulled up to +3VSB_LAN through R823 (10K), terminating this unused serial interface transmit data pin.
10	VDD3P3_10	+3VSB_LAN	✅	VDD3P3_10 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors.
11	VDD0P9_11	+0V9_LAN	✅	VDD0P9_11 is connected to +0V9_LAN power rail with appropriate decoupling capacitors.
12	NVM_SI	$18N2399	✅	NVM_SI connects to the SPI EEPROM (U43) MOSI line through series resistor R832 (33.2 ohm) with pull-up R848 (33.2K).
13	NVM_SK	$18N2397	✅	NVM_SK connects to the SPI EEPROM (U43) clock line through series resistor R834 (33.2 ohm).
14	NVM_SO	$18N3554	✅	NVM_SO connects to the SPI EEPROM (U43) MISO line through series resistor R833 (33.2 ohm).
15	NVM_CS_N	$18N2395	✅	NVM_CS_N connects to the SPI EEPROM (U43) chip select line through series resistor R835 (33.2 ohm).
16	PE_WAKE_N	PMC_PCIE_WAKE	✅	PE_WAKE_N is connected to PMC_PCIE_WAKE signal for PCIe wake functionality.
17	PE_RST_N	PMC_PLTRST_L	✅	PE_RST_N is connected to PMC_PLTRST_L signal for PCIe reset functionality.
18	JTAG_TMS	$18N3293	✅	JTAG_TMS is pulled up to +3VSB_LAN through R820 (10K) for proper JTAG operation.
19	JTAG_CLK	$18N3295	✅	JTAG_CLK is pulled up to +3VSB_LAN through R821 (10K) for proper JTAG operation.
20	PE_TXN	PCIE_C_RXP2	✅	PE_TXN and PE_TXP implement intentional PCIe polarity inversion, with both differential pairs swapped for layout convenience.
21	PE_TXP	PCIE_C_RXN2	✅	PE_TXN and PE_TXP implement intentional PCIe polarity inversion, with both differential pairs swapped for layout convenience.
22	NC/INTVCC		✅	NC/INTVCC is left unconnected, which is appropriate for an internal voltage or no-connect pin.
23	PE_RXN	PCIE_C_TXP2	✅	PE_RXN and PE_RXP implement intentional PCIe polarity inversion, with both differential pairs swapped for layout convenience.
24	PE_RXP	PCIE_C_TXN2	✅	PE_RXN and PE_RXP implement intentional PCIe polarity inversion, with both differential pairs swapped for layout convenience.
25	PECLK_N	PCIE_CLK-N2	✅	PECLK_N is connected to the PCIe reference clock negative signal with test point TP17.
26	PECLK_P	PCIE_CLK-P2	✅	PECLK_P is connected to the PCIe reference clock positive signal with test point TP18.
27	VDD3P3_27	+3VSB_LAN	✅	VDD3P3_27 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors.
28	DEV_OFF_N	$18N3540	✅	DEV_OFF_N is pulled up to +3VSB_LAN through R827 (10K), keeping the device enabled by default.
29	JTAG_TDI	$18N3297	✅	JTAG_TDI is pulled up to +3VSB_LAN through R822 (10K) for proper JTAG operation.
30	LED1	LAN-LED1	✅	LED1 drives the link LED through R843 (301 ohm) to the RJ45 connector with capacitive filtering.
31	LED0	LAN-LED0	✅	LED0 drives an LED output to the RJ45 connector with capacitive filtering.
32	VDD0P9_32	+0V9_LAN	✅	VDD0P9_32 is connected to +0V9_LAN power rail with appropriate decoupling capacitors.
33	LED2	LAN-LED2	✅	LED2 drives the 1G link LED through R844 (301 ohm) to the RJ45 connector with capacitive filtering.
34	SMB_CLK	LAN-SMB-CLK	✅	SMB_CLK is connected to the SMBus clock signal.
35	SMB_ALRT_N	LAN-SMB-ALERT#	✅	SMB_ALRT_N is connected to the SMBus alert signal.
36	SMB_DATA	LAN-SMB-DATA	✅	SMB_DATA is connected to the SMBus data signal.
37	CBOT	$18N2590	✅	CBOT and CTOP form the internal regulator compensation network with C425 (0.039uF) connected between them.
40	CTOP	$18N2588	✅	CBOT and CTOP form the internal regulator compensation network with C425 (0.039uF) connected between them.
38	VDD0P9_OUT	+0V9_LAN	✅	VDD0P9_OUT is the internal 0.9V regulator output, connected to the +0V9_LAN rail with decoupling.
39	VDD1P5_OUT	+1V5_LAN	✅	VDD1P5_OUT is the internal 1.5V regulator output, connected to the +1V5_LAN rail with decoupling.
41	VDD3P3_41	+3VSB_LAN	✅	VDD3P3_41 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors.
42	VDD0P9_42	+0V9_LAN	✅	VDD0P9_42 is connected to +0V9_LAN power rail with appropriate decoupling capacitors.
43	NC_SI_ARB_IN		✅	NC_SI_ARB_IN is left unconnected as indicated by the NC prefix.
44	NC_SI_ARB_OUT		✅	NC_SI_ARB_OUT is left unconnected as indicated by the NC prefix.
45	XTAL2	LAN_XTAL2	✅	XTAL2 and XTAL1 connect to crystal X1 (25MHz) with appropriate load capacitors C252 and C253 (27pF each).
46	XTAL1	LAN_XTAL1	✅	XTAL2 and XTAL1 connect to crystal X1 (25MHz) with appropriate load capacitors C252 and C253 (27pF each).
47	VDD1P5_47	+1V5_LAN	✅	VDD1P5_47 is connected to +1V5_LAN power rail with appropriate decoupling capacitors.
48	RSET	LAN_RSET	✅	RSET is connected to GND through R836 (4.99K) to set internal reference currents.
49	MDI_MINUS3/SER_N	MDI_N3	✅	MDI_MINUS3 and MDI_PLUS3 connect to the RJ45 connector J11 for Ethernet pair 3.
50	MDI_PLUS3/SER_P	MDI_P3	✅	MDI_MINUS3 and MDI_PLUS3 connect to the RJ45 connector J11 for Ethernet pair 3.
51	VDD3P3_51	+3VSB_LAN	✅	VDD3P3_51 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors.
52	MDI_MINUS2/SET_N	MDI_N2	✅	MDI_MINUS2 and MDI_PLUS2 connect to the RJ45 connector J11 for Ethernet pair 2.
53	MDI_PLUS2	MDI_P2	✅	MDI_MINUS2 and MDI_PLUS2 connect to the RJ45 connector J11 for Ethernet pair 2.
54	MDI_MINUS1/SRDS_SIG_DET	MDI_N1	✅	MDI_MINUS1 and MDI_PLUS1 connect to the RJ45 connector J11 for Ethernet pair 1.
55	MDI_PLUS1/SFP_I2C_CLK	MDI_P1	✅	MDI_MINUS1 and MDI_PLUS1 connect to the RJ45 connector J11 for Ethernet pair 1.
56	VDD1P5_56	+1V5_LAN	✅	VDD1P5_56 is connected to +1V5_LAN power rail with appropriate decoupling capacitors.
57	MDI_MINUS0/SFP_I2C_DATA	MDI_N0	✅	MDI_MINUS0 and MDI_PLUS0 connect to the RJ45 connector J11 for Ethernet pair 0.
58	MDI_PLUS0/NC	MDI_P0	✅	MDI_MINUS0 and MDI_PLUS0 connect to the RJ45 connector J11 for Ethernet pair 0.
59	VDD0P9_59	+0V9_LAN	✅	VDD0P9_59 is connected to +0V9_LAN power rail with appropriate decoupling capacitors.
60	SDP3		✅	SDP3 is left unconnected, which is acceptable for an unused software-defined pin.
61	SDP1/PCIE_DIS		✅	SDP1/PCIE_DIS is left unconnected, which is acceptable for an unused software-defined pin.
62	SDP2		✅	SDP2 is left unconnected, which is acceptable for an unused software-defined pin.
63	SDP0		✅	SDP0 is left unconnected, which is acceptable for an unused software-defined pin.
64	VDD3P3_64	+3VSB_LAN	✅	VDD3P3_64 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors.
65	GND_PAD	GND	✅	GND_PAD is properly connected to the ground plane.

R832 - 1120-0003 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N2435	✅	Connected to net $18N2435, which connects to U43 pin 5 (SI) and R848 pin 2. This is the flash memory side of the series resistor.
2	2	$18N2399	✅	Connected to net $18N2399, which connects to U42 pin 12 (NVM_SI). This is the LAN controller side of the series resistor.

R833 - 1120-0003 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N3554	✅	Connected to net $18N3554, which connects to U42 pin 14 (NVM_SO). This is the LAN controller side of the series resistor.
2	2	$18N3552	✅	Connected to net $18N3552, which connects to U43 pin 2 (SO). This is the flash memory side of the series resistor.

R834 - 1120-0003 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N2437	✅	Connected to net $18N2437, which connects to U43 pin 6 (SCK). This is the flash memory side of the series resistor.
2	2	$18N2397	✅	Connected to net $18N2397, which connects to U42 pin 13 (NVM_SK). This is the LAN controller side of the series resistor.

R835 - 1120-0003 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N2439	✅	Connected to net $18N2439, which connects to U43 pin 1 (CS#). This is the flash memory side of the series resistor.
2	2	$18N2395	✅	Connected to net $18N2395, which connects to U42 pin 15 (NVM_CS_N). This is the LAN controller side of the series resistor.

R830 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	Connected to +3VSB_LAN power rail. This is the pull-up supply side of the resistor.
2	2	$18N3609	✅	Connected to net $18N3609, which connects to U43 pin 3 (WP#). This pulls the write protect pin high to disable hardware write protection.

R831 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	Connected to +3VSB_LAN power rail. This is the pull-up supply side of the resistor.
2	2	$18N3659	✅	Connected to net $18N3659, which connects to U43 pin 7 (HOLD#). This pulls the hold pin high to keep the hold function inactive.

R848 - 1120-0359 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	Connected to +3VSB_LAN power rail. This is the pull-up supply side of the resistor.
2	2	$18N2435	✅	Connected to net $18N2435, which connects to U43 pin 5 (SI) and R832 pin 1. This provides a weak pull-up to ensure a defined logic state on the serial input line.

U43 - AT25DF081A-SSH ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	CS#	$18N2439	✅	CS# (Chip Select) is correctly connected through series resistor R835 to U42 NVM_CS_N pin.
2	SO	$18N3552	✅	SO (Serial Output) is correctly connected through series resistor R833 to U42 NVM_SO pin.
3	WP#	$18N3609	✅	WP# (Write Protect) is correctly pulled up to +3VSB_LAN through R830 (10KΩ) as recommended by the datasheet.
4	GND	GND	✅	GND pin is correctly connected to the ground net.
5	SI	$18N2435	✅	SI (Serial Input) is correctly connected through series resistor R832 to U42 NVM_SI pin, with pull-up R848 (33.2KΩ) to +3VSB_LAN.
6	SCK	$18N2437	✅	SCK (Serial Clock) is correctly connected through series resistor R834 to U42 NVM_SK pin.
7	HOLD#	$18N3659	✅	HOLD# pin is correctly pulled up to +3VSB_LAN through R831 (10KΩ) as recommended by the datasheet.
8	VCC	+3VSB_LAN	✅	VCC pin is correctly connected to +3VSB_LAN, which is within the specified 2.7V to 3.6V supply voltage range.

R844 - 1120-0203 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LAN-LED2	✅	LED current limiting resistor for LED2 (speed indicator). Pin 1 connects to LAN-LED2 from U42, and pin 2 connects to 1G-LED-N which drives J11 LED2 pin 12.
2	2	1G-LED-N	✅	LED current limiting resistor for LED2 (speed indicator). Pin 1 connects to LAN-LED2 from U42, and pin 2 connects to 1G-LED-N which drives J11 LED2 pin 12.

C431 - 2220-0039 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LAN-LED0	✅	LED signal filtering capacitor. Pin 1 connects to LAN-LED0 (LED2 pin 11) and pin 2 connects to GND.
2	2	GND	✅	LED signal filtering capacitor. Pin 1 connects to LAN-LED0 (LED2 pin 11) and pin 2 connects to GND.

C427 - 2222-0016 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N3856	✅	Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND.
2	2	GND	✅	Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND.

C426 - 2222-0016 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N3856	✅	Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND.
2	2	GND	✅	Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND.

C429 - 2220-0039 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LINK-LED-N	✅	LED signal filtering capacitor. Pin 1 connects to LINK-LED-N (LED1 cathode) and pin 2 connects to GND.
2	2	GND	✅	LED signal filtering capacitor. Pin 1 connects to LINK-LED-N (LED1 cathode) and pin 2 connects to GND.

J11 - RJ45 W XFMR GRN-ORN GRN LEDS ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	MD1+	MDI_P0	✅	MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation.
2	MD1-	MDI_N0	✅	MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation.
3	MD2+	MDI_P1	✅	MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation.
4	MD2-	MDI_N1	✅	MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation.
7	MD3+	MDI_P2	✅	MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation.
8	MD3-	MDI_N2	✅	MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation.
9	MD4+	MDI_P3	✅	MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation.
10	MD4-	MDI_N3	✅	MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation.
5	CT1	$18N3856	✅	Center tap connections for the integrated magnetics. Both pins connect to the same net ($18N3856) which is filtered to GND through C426, C427, and C428.
6	CT2	$18N3856	✅	Center tap connections for the integrated magnetics. Both pins connect to the same net ($18N3856) which is filtered to GND through C426, C427, and C428.
11	LED2_AC1	LAN-LED0	✅	LED2 connections configured for differential or bi-color LED operation. Pin 11 connects to U42 LED0 output without current limiting, while pin 12 connects to U42 LED2 output through R844 (301Ω). This asymmetric configuration suggests bi-color LED operation but lacks current limiting on one side.
12	LED2_AD1	1G-LED-N	✅	LED2 connections configured for differential or bi-color LED operation. Pin 11 connects to U42 LED0 output without current limiting, while pin 12 connects to U42 LED2 output through R844 (301Ω). This asymmetric configuration suggests bi-color LED operation but lacks current limiting on one side.
13	LED1_C	LINK-LED-N	✅	LED1 connections for link indication. Pin 14 is the anode connected to +3VSB_LAN, and pin 13 is the cathode driven by U42 LED1 output through R843 (301Ω).
14	LED1_A	+3VSB_LAN	✅	LED1 connections for link indication. Pin 14 is the anode connected to +3VSB_LAN, and pin 13 is the cathode driven by U42 LED1 output through R843 (301Ω).
15	SHLD1	GND_EARTH	✅	Shield connections for EMI protection. Both pins connect to GND_EARTH for proper shielding of the RJ45 connector.
16	SHLD2	GND_EARTH	✅	Shield connections for EMI protection. Both pins connect to GND_EARTH for proper shielding of the RJ45 connector.

C430 - 2220-0039 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	1G-LED-N	✅	LED signal filtering capacitor. Pin 1 connects to 1G-LED-N (LED2 pin 12) and pin 2 connects to GND.
2	2	GND	✅	LED signal filtering capacitor. Pin 1 connects to 1G-LED-N (LED2 pin 12) and pin 2 connects to GND.

C428 - 2222-0014 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N3856	✅	Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND.
2	2	GND	✅	Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND.

R843 - 1120-0203 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LAN-LED1	✅	LED current limiting resistor for LED1 (link indicator). Pin 1 connects to LAN-LED1 from U42, and pin 2 connects to LINK-LED-N which drives J11 LED1 cathode.
2	2	LINK-LED-N	✅	LED current limiting resistor for LED1 (link indicator). Pin 1 connects to LAN-LED1 from U42, and pin 2 connects to LINK-LED-N which drives J11 LED1 cathode.

C252 - 123-0001107 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LAN_XTAL1	✅	Load capacitor for crystal oscillator connected between XTAL1 and ground. The 27pF value provides load capacitance for the 25MHz crystal.
2	2	GND	✅	Load capacitor for crystal oscillator connected between XTAL1 and ground. The 27pF value provides load capacitance for the 25MHz crystal.

C253 - 123-0001107 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LAN_XTAL2	✅	Load capacitor for crystal oscillator connected between XTAL2 and ground. The 27pF value matches C252 for symmetric loading.
2	2	GND	✅	Load capacitor for crystal oscillator connected between XTAL2 and ground. The 27pF value matches C252 for symmetric loading.

X1 - 145-0004792 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	LAN_XTAL2	✅	Crystal oscillator terminal connected to XTAL2 pin of U42 LAN controller. This is one of the two active terminals of the crystal oscillator.
2	2	GND	✅	Ground connection for crystal case/shield. Correctly connected to GND.
3	3	LAN_XTAL1	✅	Crystal oscillator terminal connected to XTAL1 pin of U42 LAN controller. This is the second active terminal of the crystal oscillator.
4	4	GND	✅	Ground connection for crystal case/shield. Correctly connected to GND.

R836 - 1120-0018 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	RSET resistor connected between U42's RSET pin and ground. The 4.99K value sets a reference current or configuration parameter for the LAN controller.
2	2	LAN_RSET	✅	RSET resistor connected between U42's RSET pin and ground. The 4.99K value sets a reference current or configuration parameter for the LAN controller.

R827 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	10K pull-up resistor connecting DEV_OFF_N signal to +3VSB_LAN power rail. This ensures the active-low device off signal is in a known high state when not driven.
2	2	$18N3540	✅	10K pull-up resistor connecting DEV_OFF_N signal to +3VSB_LAN power rail. This ensures the active-low device off signal is in a known high state when not driven.

R828 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	10K pull-up resistor connecting LAN_PWR_GOOD signal to +3VSB_LAN power rail. This provides a default high state for the power good output signal.
2	2	$18N3538	✅	10K pull-up resistor connecting LAN_PWR_GOOD signal to +3VSB_LAN power rail. This provides a default high state for the power good output signal.

R820 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	10K pull-up resistor connecting JTAG_TMS signal to +3VSB_LAN power rail. This ensures the JTAG Test Mode Select signal has a defined state when not driven.
2	2	$18N3293	✅	10K pull-up resistor connecting JTAG_TMS signal to +3VSB_LAN power rail. This ensures the JTAG Test Mode Select signal has a defined state when not driven.

R821 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	10K pull-up resistor connecting JTAG_CLK signal to +3VSB_LAN power rail. This ensures the JTAG clock signal has a defined state when not driven.
2	2	$18N3295	✅	10K pull-up resistor connecting JTAG_CLK signal to +3VSB_LAN power rail. This ensures the JTAG clock signal has a defined state when not driven.

R822 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	10K pull-up resistor connecting JTAG_TDI signal to +3VSB_LAN power rail. This ensures the JTAG Test Data In signal has a defined state when not driven.
2	2	$18N3297	✅	10K pull-up resistor connecting JTAG_TDI signal to +3VSB_LAN power rail. This ensures the JTAG Test Data In signal has a defined state when not driven.

R823 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	10K pull-up resistor connecting NC_SI_TXD0 signal to +3VSB_LAN power rail. This ensures the serial interface transmit data signal has a defined state.
2	2	$18N3299	✅	10K pull-up resistor connecting NC_SI_TXD0 signal to +3VSB_LAN power rail. This ensures the serial interface transmit data signal has a defined state.

R824 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	10K pull-up resistor connecting NC_SI_TXD1 signal to +3VSB_LAN power rail. This ensures the serial interface transmit data signal has a defined state.
2	2	$18N3301	✅	10K pull-up resistor connecting NC_SI_TXD1 signal to +3VSB_LAN power rail. This ensures the serial interface transmit data signal has a defined state.

R825 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	10K pull-up resistor connecting NC_SI_RXD0 signal to +3VSB_LAN power rail. This ensures the serial interface receive data signal has a defined state.
2	2	$18N3303	✅	10K pull-up resistor connecting NC_SI_RXD0 signal to +3VSB_LAN power rail. This ensures the serial interface receive data signal has a defined state.

R826 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+3VSB_LAN	✅	10K pull-up resistor connecting NC_SI_RXD1 signal to +3VSB_LAN power rail. This ensures the serial interface receive data signal has a defined state.
2	2	$18N3305	✅	10K pull-up resistor connecting NC_SI_RXD1 signal to +3VSB_LAN power rail. This ensures the serial interface receive data signal has a defined state.

R837 - 1120-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N3372	✅	1K pull-down resistor connecting NC_SI_CLK_IN signal to ground. This ensures the serial interface clock input signal has a defined low state when not driven.
2	2	GND	✅	1K pull-down resistor connecting NC_SI_CLK_IN signal to ground. This ensures the serial interface clock input signal has a defined low state when not driven.

R838 - 1120-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N3374	✅	1K pull-down resistor connecting NC_SI_CRS_DV signal to ground. This ensures the serial interface carrier sense/data valid signal has a defined low state when not driven.
2	2	GND	✅	1K pull-down resistor connecting NC_SI_CRS_DV signal to ground. This ensures the serial interface carrier sense/data valid signal has a defined low state when not driven.

R839 - 1120-0010 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$18N3376	✅	1K pull-down resistor connecting NC_SI_TX_EN signal to ground. This ensures the serial interface transmit enable signal has a defined low state when not driven.
2	2	GND	✅	1K pull-down resistor connecting NC_SI_TX_EN signal to ground. This ensures the serial interface transmit enable signal has a defined low state when not driven.

U7 - NTS0102GT ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	B2	UART2_RXD	✅	B2 pin correctly connected to UART2_RXD for 3.3V side of receive data channel.
2	GND	GND	✅	GND pin correctly connected to ground plane.
3	VCCA	+V1P8S	✅	VCCA pin correctly connected to +V1P8S for 1.8V A-side supply.
4	A2	SIO_UART2_RXD	✅	A2 pin correctly connected to SIO_UART2_RXD for 1.8V side of receive data channel.
5	A1	SIO_UART2_TXD	✅	A1 pin correctly connected to SIO_UART2_TXD for 1.8V side of transmit data channel.
6	OE	PMC_PLTRST_R_V1P8	✅	OE pin correctly connected to PMC_PLTRST_R_V1P8 for enable control.
7	VCCB	+3VSB	✅	VCCB pin correctly connected to +3VSB for 3.3V B-side supply.
8	B1	UART2_TXD	✅	B1 pin correctly connected to UART2_TXD for 3.3V side of transmit data channel.

U15 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VCCA	+V1P8S	✅	VCCA pin correctly connected to +V1P8S for 1.8V A-side supply.
2	A1	SIO_UART1_RTSB	✅	A1 pin correctly connected to SIO_UART1_RTSB for 1.8V side of RTS flow control signal.
3	A2	SIO_UART1_CTSB	✅	A2 pin correctly connected to SIO_UART1_CTSB for 1.8V side of CTS flow control signal.
4	A3	SIO_UART1_RXD	✅	A3 pin correctly connected to SIO_UART1_RXD for 1.8V side of receive data channel.
5	A4	SIO_UART1_TXD	✅	A4 pin correctly connected to SIO_UART1_TXD for 1.8V side of transmit data channel.
6	GND	GND	✅	GND pin correctly connected to ground plane.
7	B4	UART1_TXD	✅	B4 pin correctly connected to UART1_TXD for 3.3V side of transmit data channel.
8	B3	UART1_RXD	✅	B3 pin correctly connected to UART1_RXD for 3.3V side of receive data channel.
9	B2	UART1_CTSB	✅	B2 pin correctly connected to UART1_CTSB for 3.3V side of CTS flow control signal.
10	B1	UART1_RTSB	✅	B1 pin correctly connected to UART1_RTSB for 3.3V side of RTS flow control signal.
11	VCCB	+3VSB	✅	VCCB pin correctly connected to +3VSB for 3.3V B-side supply.
12	OE	PMC_PLTRST_R_V1P8	✅	OE pin correctly connected to PMC_PLTRST_R_V1P8 for enable control.

U10 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VCCA	+V1P8A	✅	VCCA is correctly connected to +V1P8A (1.8V supply), providing the reference voltage for the A-side of the level translator.
2	A1	SOC_GPIO_S5_2	✅	A1 and B1 form a bidirectional translation channel between SOC_GPIO_S5_2 (1.8V) and GPIO_S5_2 (3.3V), with correct signal mapping.
10	B1	GPIO_S5_2	✅	A1 and B1 form a bidirectional translation channel between SOC_GPIO_S5_2 (1.8V) and GPIO_S5_2 (3.3V), with correct signal mapping.
3	A2	SOC_GPIO_S5_1	✅	A2 and B2 form a bidirectional translation channel between SOC_GPIO_S5_1 (1.8V) and GPIO_S5_1 (3.3V), with correct signal mapping.
9	B2	GPIO_S5_1	✅	A2 and B2 form a bidirectional translation channel between SOC_GPIO_S5_1 (1.8V) and GPIO_S5_1 (3.3V), with correct signal mapping.
4	A3	SOC_GPIO_S5_0	✅	A3 and B3 form a bidirectional translation channel between SOC_GPIO_S5_0 (1.8V) and GPIO_S5_0 (3.3V), with correct signal mapping.
8	B3	GPIO_S5_0	✅	A3 and B3 form a bidirectional translation channel between SOC_GPIO_S5_0 (1.8V) and GPIO_S5_0 (3.3V), with correct signal mapping.
5	A4		✅	Channel 4 is unused with A4 not connected and B4 tied to GND. This configuration is consistent across similar components and likely intentional, though not typical for level translators.
7	B4	GND	✅	Channel 4 is unused with A4 not connected and B4 tied to GND. This configuration is consistent across similar components and likely intentional, though not typical for level translators.
6	GND	GND	✅	GND is correctly connected to the ground plane.
11	VCCB	+PS_3VSB	✅	VCCB is correctly connected to +PS_3VSB (3.3V standby supply), providing the reference voltage for the B-side and ensuring operation in standby mode.
12	OE	PMC_PLTRST_R_V1P8	✅	OE is correctly connected to PMC_PLTRST_R_V1P8, a platform reset signal that enables the level translator after reset is deasserted.

U17 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VCCA	+V1P8S	✅	VCCA is correctly connected to +V1P8S (1.8V supply), providing the reference voltage for the A-side of the level translator.
2	A1	I2S_MCLK	✅	A1 and B1 form a bidirectional translation channel between I2S_MCLK (1.8V) and I2SMCLK_GPIO (3.3V), with correct signal mapping.
10	B1	I2SMCLK_GPIO	✅	A1 and B1 form a bidirectional translation channel between I2S_MCLK (1.8V) and I2SMCLK_GPIO (3.3V), with correct signal mapping.
3	A2	SOC_PWM1	✅	A2 and B2 form a bidirectional translation channel between SOC_PWM1 (1.8V) and PWM1 (3.3V), with correct signal mapping.
9	B2	PWM1	✅	A2 and B2 form a bidirectional translation channel between SOC_PWM1 (1.8V) and PWM1 (3.3V), with correct signal mapping.
4	A3	SOC_PWM0	✅	A3 and B3 form a bidirectional translation channel between SOC_PWM0 (1.8V) and PWM0 (3.3V), with correct signal mapping.
8	B3	PWM0	✅	A3 and B3 form a bidirectional translation channel between SOC_PWM0 (1.8V) and PWM0 (3.3V), with correct signal mapping.
5	A4		✅	Channel 4 is unused with A4 not connected and B4 tied to GND. This configuration is consistent across similar components and likely intentional, though not typical for level translators.
7	B4	GND	✅	Channel 4 is unused with A4 not connected and B4 tied to GND. This configuration is consistent across similar components and likely intentional, though not typical for level translators.
6	GND	GND	✅	GND is correctly connected to the ground plane.
11	VCCB	+3VSB	✅	VCCB is correctly connected to +3VSB (3.3V standby supply), providing the reference voltage for the B-side and ensuring operation in standby mode.
12	OE	PMC_PLTRST_R_V1P8	✅	OE is correctly connected to PMC_PLTRST_R_V1P8, a platform reset signal that enables the level translator after reset is deasserted.

U18 - NTB0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VCCA	+V1P8A	✅	VCCA is correctly connected to +V1P8A, providing 1.8V reference voltage for the A-side of the level translator.
2	A1	SOC_SPI_MOSI-R	✅	A1 is correctly connected to SOC_SPI_MOSI-R, translating the SPI MOSI signal from the SOC to the B-side.
3	A2	SOC_SPI_CLK-R	✅	A2 is correctly connected to SOC_SPI_CLK-R, translating the SPI clock signal from the SOC to the B-side.
4	A3	SOC_SPI_MISO-R	✅	A3 is correctly connected to SOC_SPI_MISO-R, translating the SPI MISO signal from the SOC to the B-side.
5	A4	SOC_SPI_CS0B-R	✅	A4 is correctly connected to SOC_SPI_CS0B-R, translating the SPI chip select signal from the SOC to the B-side.
6	GND	GND	✅	GND is correctly connected to the ground net.
7	B4	SPI_CS0	✅	B4 is correctly connected to SPI_CS0, providing the translated SPI chip select signal to the SPI flash and DediProg connector.
8	B3	SPI_MISO	✅	B3 is correctly connected to SPI_MISO, providing the translated SPI MISO signal to the SPI flash and DediProg connector.
9	B2	SPI_CLK	✅	B2 is correctly connected to SPI_CLK, providing the translated SPI clock signal to the SPI flash and DediProg connector.
10	B1	SPI_MOSI	✅	B1 is correctly connected to SPI_MOSI, providing the translated SPI MOSI signal to the SPI flash and DediProg connector.
11	VCCB	+V_SPI	✅	VCCB is correctly connected to +V_SPI, which provides selectable voltage (1.8V or 3.3V) for the B-side based on jumper configuration.
12	OE	DDP_IO3L	✅	OE is correctly connected to DDP_IO3L with a 100K pullup to +V1P8A, enabling the translator by default while allowing external control.

R147 - 110-0001859 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8A	✅	Pin 1 is correctly connected to +V1P8A, providing the pullup voltage source.
2	2	DDP_IO3L	✅	Pin 2 is correctly connected to DDP_IO3L, pulling up the OE pin of U18 to enable the translator by default.

U14 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VCCA	+V1P8S	✅	VCCA is correctly connected to +V1P8S, providing 1.8V reference voltage for the A-side of the level translator.
2	A1	SOC_SIO_SPI_CLK	✅	A1 is correctly connected to SOC_SIO_SPI_CLK, translating the SPI clock signal from the SOC to the B-side.
3	A2	SOC_SIO_SPI_MOSI	✅	A2 is correctly connected to SOC_SIO_SPI_MOSI, translating the SPI MOSI signal from the SOC to the B-side.
4	A3	SOC_SIO_SPI_MISO	✅	A3 is correctly connected to SOC_SIO_SPI_MISO, translating the SPI MISO signal from the SOC to the B-side.
5	A4	SOC_SIO_SPI_CS1	✅	A4 is correctly connected to SOC_SIO_SPI_CS1, translating the SPI chip select signal from the SOC to the B-side.
6	GND	GND	✅	GND is correctly connected to the ground net.
7	B4	SIO_SPI_CS1	✅	B4 is correctly connected to SIO_SPI_CS1, providing the translated SPI chip select signal on the B-side.
8	B3	SIO_SPI_MISO	✅	B3 is correctly connected to SIO_SPI_MISO, providing the translated SPI MISO signal on the B-side.
9	B2	SIO_SPI_MOSI	✅	B2 is correctly connected to SIO_SPI_MOSI, providing the translated SPI MOSI signal on the B-side.
10	B1	SIO_SPI_CLK	✅	B1 is correctly connected to SIO_SPI_CLK, providing the translated SPI clock signal on the B-side.
11	VCCB	+3VSB	✅	VCCB is correctly connected to +3VSB, providing 3.3V reference voltage for the B-side of the level translator.
12	OE	PMC_PLTRST_R_V1P8	✅	OE is correctly connected to PMC_PLTRST_R_V1P8, enabling the translator when the platform reset is deasserted.

U16 - NTS0104GU12 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VCCA	+V1P8S	✅	VCCA is correctly connected to +V1P8S, providing the 1.8V reference voltage for the A-side of the level translator.
2	A1	I2S_DATIN_R	✅	A1 is correctly connected to I2S_DATIN_R, which connects through R128 to LPE_I2S_DATIN and translates to I2SDI_GPIO on the B-side.
3	A2	I2S_DATOUT_R	✅	A2 is correctly connected to I2S_DATOUT_R, which connects through R130 to LPE_I2S_DATOUT and translates to I2SDO_GPIO on the B-side.
4	A3	I2S_FRM_R	✅	A3 is correctly connected to I2S_FRM_R, which connects through R129 to LPE_I2S_FRM and translates to I2SFRM_GPIO on the B-side.
5	A4	I2S_CLK_R	✅	A4 is correctly connected to I2S_CLK_R, which connects through R127 to LPE_I2S_CLK and translates to I2SCLK_GPIO on the B-side.
6	GND	GND	✅	GND is correctly connected to the ground net.
7	B4	I2SCLK_GPIO	✅	B4 is correctly connected to I2SCLK_GPIO, which connects to JP1 pin 14 and pairs with A4 for I2S clock level translation.
8	B3	I2SFRM_GPIO	✅	B3 is correctly connected to I2SFRM_GPIO, which connects to JP1 pin 16 and pairs with A3 for I2S frame sync level translation.
9	B2	I2SDO_GPIO	✅	B2 is correctly connected to I2SDO_GPIO, which connects to JP1 pin 18 and pairs with A2 for I2S data output level translation.
10	B1	I2SDI_GPIO	✅	B1 is correctly connected to I2SDI_GPIO, which connects to JP1 pin 20 and pairs with A1 for I2S data input level translation.
11	VCCB	+3VSB	✅	VCCB is correctly connected to +3VSB, providing the 3.3V reference voltage for the B-side of the level translator.
12	OE	PMC_PLTRST_R_V1P8	✅	OE is correctly connected to PMC_PLTRST_R_V1P8, enabling the translator when the platform is out of reset.

R129 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	I2S_FRM_R	✅	0-ohm resistor correctly connects I2S_FRM_R to LPE_I2S_FRM, providing series connection for signal integrity.
2	2	LPE_I2S_FRM	✅	0-ohm resistor correctly connects I2S_FRM_R to LPE_I2S_FRM, providing series connection for signal integrity.

R128 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	I2S_DATIN_R	✅	0-ohm resistor correctly connects I2S_DATIN_R to LPE_I2S_DATIN, providing series connection for signal integrity.
2	2	LPE_I2S_DATIN	✅	0-ohm resistor correctly connects I2S_DATIN_R to LPE_I2S_DATIN, providing series connection for signal integrity.

R127 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	I2S_CLK_R	✅	0-ohm resistor correctly connects I2S_CLK_R to LPE_I2S_CLK, providing series connection for signal integrity.
2	2	LPE_I2S_CLK	✅	0-ohm resistor correctly connects I2S_CLK_R to LPE_I2S_CLK, providing series connection for signal integrity.

R130 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	I2S_DATOUT_R	✅	0-ohm resistor correctly connects I2S_DATOUT_R to LPE_I2S_DATOUT, providing series connection for signal integrity.
2	2	LPE_I2S_DATOUT	✅	0-ohm resistor correctly connects I2S_DATOUT_R to LPE_I2S_DATOUT, providing series connection for signal integrity.

R266 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	I2C5_SDA	✅	10K pullup resistor correctly connected between I2C5_SDA (pin 1) and +V1P8S (pin 2), providing required pullup for the low-voltage side SDA line.
2	2	+V1P8S	✅	10K pullup resistor correctly connected between I2C5_SDA (pin 1) and +V1P8S (pin 2), providing required pullup for the low-voltage side SDA line.

R267 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	I2C5_SCL	✅	10K pullup resistor correctly connected between I2C5_SCL (pin 1) and +V1P8S (pin 2), providing required pullup for the low-voltage side SCL line.
2	2	+V1P8S	✅	10K pullup resistor correctly connected between I2C5_SCL (pin 1) and +V1P8S (pin 2), providing required pullup for the low-voltage side SCL line.

R812 - 110-0001951 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$20N1576	✅	200K resistor correctly connected between VREF2/EN node (pin 1) and +3VSB supply (pin 2) as required by PCA9306 datasheet for voltage translation operation.
2	2	+3VSB	✅	200K resistor correctly connected between VREF2/EN node (pin 1) and +3VSB supply (pin 2) as required by PCA9306 datasheet for voltage translation operation.

U40 - PCA9306DCUT ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	GND	GND	✅	GND pin correctly connected to ground plane.
2	VREF1	+V1P8S	✅	VREF1 pin correctly connected to +V1P8S (1.8V) low-voltage reference supply.
3	SCL1	I2C5_SCL	✅	SCL1 pin correctly connected to I2C5_SCL with 10K pullup resistor R267 to +V1P8S.
4	SDA1	I2C5_SDA	✅	SDA1 pin correctly connected to I2C5_SDA with 10K pullup resistor R266 to +V1P8S.
5	SDA2	GPIO_I2C_SDA	✅	SDA2 pin connected to GPIO_I2C_SDA going to header JP1. Pullup resistor not visible on this page but likely external.
6	SCL2	GPIO_I2C_SCL	✅	SCL2 pin connected to GPIO_I2C_SCL going to header JP1. Pullup resistor not visible on this page but likely external.
7	VREF2	$20N1576	✅	VREF2 pin correctly connected through 200K resistor R812 to +3VSB and shorted to EN pin.
8	EN	$20N1576	✅	EN pin correctly shorted to VREF2 and pulled up to +3VSB through 200K resistor R812.

R163 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V_SPI	✅	10K pull-up resistor correctly pulls SPI_CS0 to +V_SPI, ensuring chip select is inactive when not driven.
2	2	SPI_CS0	✅	10K pull-up resistor correctly pulls SPI_CS0 to +V_SPI, ensuring chip select is inactive when not driven.

R164 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V_SPI	✅	10K pull-up resistor correctly pulls SPI_WP to +V_SPI, disabling hardware write protection for normal operation.
2	2	SPI_WP	✅	10K pull-up resistor correctly pulls SPI_WP to +V_SPI, disabling hardware write protection for normal operation.

R165 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V_SPI	✅	10K pull-up resistor correctly pulls SPI_HOLD to +V_SPI, disabling the hold function for normal operation.
2	2	SPI_HOLD	✅	10K pull-up resistor correctly pulls SPI_HOLD to +V_SPI, disabling the hold function for normal operation.

R818 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$20N2079	✅	0 ohm jumper marked DNI would select 1.8V operation if populated, but is correctly not installed for 3.3V flash operation.
2	2	+V1P8A	✅	0 ohm jumper marked DNI would select 1.8V operation if populated, but is correctly not installed for 3.3V flash operation.

R152 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$20N2079	✅	0 ohm jumper correctly populated to select 3.3V operation for W25Q64BVSSIG flash memory.
2	2	+3VSB	✅	0 ohm jumper correctly populated to select 3.3V operation for W25Q64BVSSIG flash memory.

C160 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	1uF bulk decoupling capacitor correctly connected between +V_SPI and GND for flash memory power supply.
2	2	+V_SPI	✅	1uF bulk decoupling capacitor correctly connected between +V_SPI and GND for flash memory power supply.

C383 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V_SPI	✅	0.1uF high-frequency decoupling capacitor correctly connected between +V_SPI and GND for flash memory power supply.
2	2	GND	✅	0.1uF high-frequency decoupling capacitor correctly connected between +V_SPI and GND for flash memory power supply.

C165 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	0.1uF decoupling capacitor correctly connected between +V1P8A and GND for the 1.8V input rail of the diode OR circuit.
2	2	+V1P8A	✅	0.1uF decoupling capacitor correctly connected between +V1P8A and GND for the 1.8V input rail of the diode OR circuit.

U3 - W25Q64BVSSIG ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	CS#	SPI_CS0	✅	CS# (Chip Select) is correctly connected to SPI_CS0 with a 10K pull-up to +V_SPI, and driven by the SOC through level translator U18.
2	SO/IO1	SPI_MISO	✅	SO/IO1 (Data Output) is correctly connected to SPI_MISO and driven to the SOC through level translator U18.
3	WP#/IO2	SPI_WP	✅	WP#/IO2 (Write Protect) is correctly connected to SPI_WP with a 10K pull-up to +V_SPI, disabling hardware write protection.
4	GND	GND	✅	GND is correctly connected to ground.
5	SI/IO0	SPI_MOSI	✅	SI/IO0 (Data Input) is correctly connected to SPI_MOSI and driven by the SOC through level translator U18.
6	SCK	SPI_CLK	✅	SCK (Serial Clock) is correctly connected to SPI_CLK and driven by the SOC through level translator U18.
7	HOLD#/IO3	SPI_HOLD	✅	HOLD#/IO3 (Hold Input) is correctly connected to SPI_HOLD with a 10K pull-up to +V_SPI, disabling the hold function.
8	VCC	+V_SPI	✅	VCC is correctly connected to +V_SPI, which is derived from +3VSB through diode D8, providing approximately 3.0V after diode drop.

D8 - BAT754C ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A1	A1	DDP_VCC	✅	Anode 1 is correctly connected to DDP_VCC, allowing the DediProg programmer to power the flash.
A2	A2	$20N2079	✅	Anode 2 is correctly connected to the board power supply (+3VSB) through R152, selecting 3.3V operation.
C	C	+V_SPI	✅	Common cathode is correctly connected to +V_SPI, providing the output of the diode OR circuit to power the flash.

J1 - 258-0004612 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DDP_VCC	✅	DDP_VCC supplies power from the DediProg programmer and is OR'd through diode D8 with onboard supplies to create +V_SPI for the SPI flash.
2	2	GND	✅	Ground reference pin for the DediProg programming interface.
3	3	SPI_CS0	✅	SPI_CS0 is the chip select signal for the SPI flash, with a 10K pull-up resistor to +V_SPI.
4	4	SPI_CLK	✅	SPI_CLK is the SPI clock signal for programming the flash memory.
5	5	SPI_MISO	✅	SPI_MISO carries data from the SPI flash to the programmer.
6	6	SPI_MOSI	✅	SPI_MOSI carries data from the programmer to the SPI flash.
7	7		✅	Pin 7 is not connected, which is acceptable for a programming header.
8	8	DDP_IO3L	✅	DDP_IO3L controls the output enable of level translator U18, isolating the SOC from the SPI bus during programming.

JP1 - 258-0005019 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Both pins are connected to ground, providing multiple ground connections for the expansion header.
2	2	GND	✅	Both pins are connected to ground, providing multiple ground connections for the expansion header.
3	3	+PS_5VSB	✅	+PS_5VSB provides 5V standby power to the expansion header.
4	4	+3VSB	✅	+3VSB provides 3.3V standby power to the expansion header.
5	5	SIO_SPI_CS1	✅	SPI interface signals (CS1, MISO, MOSI, CLK) level-translated from the SOC's 1.8V domain to 3.3V through U14.
7	7	SIO_SPI_MISO	✅	SPI interface signals (CS1, MISO, MOSI, CLK) level-translated from the SOC's 1.8V domain to 3.3V through U14.
9	9	SIO_SPI_MOSI	✅	SPI interface signals (CS1, MISO, MOSI, CLK) level-translated from the SOC's 1.8V domain to 3.3V through U14.
11	11	SIO_SPI_CLK	✅	SPI interface signals (CS1, MISO, MOSI, CLK) level-translated from the SOC's 1.8V domain to 3.3V through U14.
6	6	UART1_TXD	✅	UART1 interface signals (TXD, RXD, CTSB, RTSB) level-translated from the SOC's 1.8V domain to 3.3V through U15.
8	8	UART1_RXD	✅	UART1 interface signals (TXD, RXD, CTSB, RTSB) level-translated from the SOC's 1.8V domain to 3.3V through U15.
10	10	UART1_CTSB	✅	UART1 interface signals (TXD, RXD, CTSB, RTSB) level-translated from the SOC's 1.8V domain to 3.3V through U15.
12	12	UART1_RTSB	✅	UART1 interface signals (TXD, RXD, CTSB, RTSB) level-translated from the SOC's 1.8V domain to 3.3V through U15.
13	13	GPIO_I2C_SCL	✅	I2C interface signals (SCL, SDA) level-translated from 1.8V to 3.3V through U40 (PCA9306DCUT). External pull-up resistors are required on these lines.
15	15	GPIO_I2C_SDA	✅	I2C interface signals (SCL, SDA) level-translated from 1.8V to 3.3V through U40 (PCA9306DCUT). External pull-up resistors are required on these lines.
14	14	I2SCLK_GPIO	✅	I2S audio interface signals (CLK, FRM, DO, DI) level-translated from the SOC's 1.8V domain to 3.3V through U16.
16	16	I2SFRM_GPIO	✅	I2S audio interface signals (CLK, FRM, DO, DI) level-translated from the SOC's 1.8V domain to 3.3V through U16.
18	18	I2SDO_GPIO	✅	I2S audio interface signals (CLK, FRM, DO, DI) level-translated from the SOC's 1.8V domain to 3.3V through U16.
20	20	I2SDI_GPIO	✅	I2S audio interface signals (CLK, FRM, DO, DI) level-translated from the SOC's 1.8V domain to 3.3V through U16.
17	17	UART2_TXD	✅	UART2 interface signals (TXD, RXD) level-translated from the SOC's 1.8V domain to 3.3V through U7.
19	19	UART2_RXD	✅	UART2 interface signals (TXD, RXD) level-translated from the SOC's 1.8V domain to 3.3V through U7.
21	21	GPIO_S5_0	✅	General-purpose GPIO signals (GPIO_S5_0, GPIO_S5_1, GPIO_S5_2) level-translated from the SOC's 1.8V domain to 3.3V through U10.
23	23	GPIO_S5_1	✅	General-purpose GPIO signals (GPIO_S5_0, GPIO_S5_1, GPIO_S5_2) level-translated from the SOC's 1.8V domain to 3.3V through U10.
25	25	GPIO_S5_2	✅	General-purpose GPIO signals (GPIO_S5_0, GPIO_S5_1, GPIO_S5_2) level-translated from the SOC's 1.8V domain to 3.3V through U10.
22	22	PWM0	✅	PWM signals (PWM0, PWM1) level-translated from the SOC's 1.8V domain to 3.3V through U17.
24	24	PWM1	✅	PWM signals (PWM0, PWM1) level-translated from the SOC's 1.8V domain to 3.3V through U17.
26	26	I2SMCLK_GPIO	✅	I2S master clock signal (I2SMCLK_GPIO) level-translated from the SOC's 1.8V domain to 3.3V through U17.

Q105 - FDN327N ❌

DRCY flagged 1 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	GPIO_LED_CONTROL	❌	Drain is connected to GPIO_LED_CONTROL net, creating a parallel shunt-switch topology where the MOSFET and LED D2 are both connected between GPIO_LED_CONTROL and GND. This configuration is inefficient and non-standard, wasting approximately 50mW when the LED is OFF. Pin D is connected to net GPIO_LED_CONTROL (from schematic) GPIO_LED_CONTROL net connects to R746 pin 2 (470Ω from +VCC), D2 anode (blue LED), Q105 drain, and C149 pin 1 (2.2uF to GND) (from schematic) D2 cathode and Q105 source are both connected to GND, creating a parallel configuration where the LED and MOSFET are in parallel between GPIO_LED_CONTROL and GND (from schematic) Pin D is the DRAIN terminal per the FDN327N datasheet SOT-23 pinout (pin 3) (from datasheet FDN327N, page 1) When Q105 is OFF (gate LOW), current flows +VCC → R746 → D2 (anode to cathode) → GND, turning the LED ON with no current through Q105 (reasoning) When Q105 is ON (gate HIGH), Q105 pulls GPIO_LED_CONTROL to near 0V through RDS(on) of 40-70mΩ, turning the LED OFF but allowing continuous current flow +VCC → R746 → Q105 → GND, wasting approximately 50mW at 5V supply (reasoning) This parallel shunt-switch topology provides inverted control (GPIO HIGH = LED OFF, GPIO LOW = LED ON), which is non-intuitive compared to standard LED driver circuits (reasoning) Standard LED driver topology uses series configuration: +VCC → current limiting resistor → LED anode → LED cathode → MOSFET drain → MOSFET source → GND, which eliminates power waste when LED is OFF and provides non-inverted control (reasoning) The correct series topology would require Q105 drain to be connected to D2 cathode on a separate net, not to the GPIO_LED_CONTROL net that includes the LED anode (reasoning) While the parallel topology may provide fail-safe operation (LED defaults to ON if GPIO fails), there is no clear design justification for the power waste and inverted control, especially since D1 on the same page uses standard series topology (reasoning) The text annotation 'SYSTEM POWER LED - GPIO CONTROLLED' confirms this circuit is intended as a GPIO-controlled system power indicator, but does not justify the inefficient topology (from schematic)
G	GATE	GPIO_D2_LED_CTRL	✅	Gate pin correctly connected to GPIO_D2_LED_CTRL control signal with 10K pull-down resistor R706 to ensure the MOSFET is OFF when the GPIO is floating.
S	SOURCE	GND	✅	Source pin correctly connected to GND, providing the return path for the low-side switch configuration.

D2 - 4560-0045 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A	ANODE	GPIO_LED_CONTROL	✅	Anode is correctly connected to GPIO_LED_CONTROL net for the circuit topology as designed. The LED polarity is correct, though the overall circuit topology is inefficient due to Q105's parallel shunt-switch configuration.
C	CATHODE	GND	✅	Cathode is correctly connected to GND for the circuit topology as designed. The LED polarity is correct, though the overall circuit topology is inefficient due to Q105's parallel shunt-switch configuration.

R706 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GPIO_D2_LED_CTRL	✅	Pin 1 is correctly connected to GPIO_D2_LED_CTRL, forming a 10K pull-down resistor for the MOSFET gate.
2	2	GND	✅	Pin 2 is correctly connected to GND, completing the pull-down resistor function for Q105 gate.

R149 - 110-0002058 ❌

DRCY flagged 1 potential issues in this component.

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	FP_PWRBTN	❌	Pull-up resistor connected to FP_PWRBTN signal. However, the resistor value is 4.7K but schematic notes indicate a datasheet recommends 10K. Pin 1 is connected to net FP_PWRBTN (from schematic) R149 is specified as 4.7K ohm (part number 110-0002058, COMPVALUE 4K70) (from schematic) A schematic text note near R149 states 'USE 10K PU' indicating a 10K pull-up should be used (from schematic) A second schematic text note near R149 states 'DATASHEET SAYS' indicating this is a datasheet recommendation (from schematic) The resistor value of 4.7K does not match the noted datasheet recommendation of 10K (reasoning) Using 4.7K instead of 10K will draw approximately 1.06mA when the button is pressed, compared to 0.5mA with 10K (reasoning) The 4.7K value provides stronger pull-up with faster rise time and better noise immunity than 10K (reasoning)
2	2	+PS_5VSB	✅	Pull-up resistor correctly connected to +PS_5VSB (5V standby power rail), providing the pull-up voltage source for the FP_PWRBTN signal. However, the component value is incorrect: the schematic annotation explicitly states 'DATASHEET SAYS USE 10K PU', but R149 is specified as 4.7K ohm (part number 110-0002058, COMPVALUE 4K70).

SW1 - 3770-0026 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	FP_PWRBTN	✅	Switch signal pin connected to FP_PWRBTN net, which is pulled up to +PS_5VSB through R149 and protected by TVS diode D9.
2	2	GND	✅	Switch ground pin correctly connected to system ground (GND).
3	GND1	GND_EARTH	✅	Shield/mounting pins correctly connected to chassis ground (GND_EARTH) for ESD protection and mechanical grounding.
4	GND2	GND_EARTH	✅	Shield/mounting pins correctly connected to chassis ground (GND_EARTH) for ESD protection and mechanical grounding.

D9 - D5V0L1B2LP-7B ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
N	N	GND	✅	TVS diode ground terminal correctly connected to system ground for bidirectional ESD protection.
P	P	FP_PWRBTN	✅	TVS diode signal terminal correctly connected to FP_PWRBTN for ESD protection of the power button signal.

D1 - 4560-0045 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A	ANODE	+PS_5VSB	✅	LED anode is correctly connected to +PS_5VSB supply voltage. This provides power to the adapter power indicator LED.
C	CATHODE	PWR_LEDR	✅	LED cathode is correctly connected through current-limiting resistor R148 (470Ω) to ground. The calculated LED current is approximately 2.55mA, which is appropriate for a small indicator LED.

U13 - REG_LDO_BUCK_24V ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VIN	PS5VSB_VIN	✅	VIN pin correctly connected to PS5VSB_VIN input supply with appropriate input capacitors through ferrite beads.
2	PGND	GND	✅	PGND and AGND pins correctly connected to GND.
14	AGND	GND	✅	PGND and AGND pins correctly connected to GND.
3	N/C		✅	N/C pin correctly left unconnected.
4	PG	+PS_3VSB_PG	✅	PG pin correctly connected with 100K pull-up resistor to VCC.
5	CLK	$22N1411	✅	CLK pin connected to charge pump circuit through capacitor network.
6	LDO	PS3_LDO	✅	LDO pin correctly connected with 10uF decoupling capacitor.
7	VOUT	+PS_3VSB	✅	VOUT pin correctly connected to output with appropriate output capacitors.
8	SW1	PS3VSB_PHASE	✅	SW pins correctly connected to inductor through PS3VSB_PHASE switching node.
9	SW2	PS3VSB_PHASE	✅	SW pins correctly connected to inductor through PS3VSB_PHASE switching node.
15	SW3	PS3VSB_PHASE	✅	SW pins correctly connected to inductor through PS3VSB_PHASE switching node.
16	SW4	PS3VSB_PHASE	✅	SW pins correctly connected to inductor through PS3VSB_PHASE switching node.
10	BST	PS3_BST	✅	BST pin connected to bootstrap capacitor C306 (0.1uF) through series resistor R291 (4.7Ω). While this deviates from the typical application shown in the datasheet, it represents an acceptable design variation.
11	VCC	PS3_VCC	✅	VCC pin correctly connected with 1uF decoupling capacitor.
12	ENLDO		✅	ENLDO pin correctly left unconnected as it is internally pulled high.
13	EN	PS3_EN	✅	EN pin connected with 499K pull-up resistor to input supply. Missing recommended 10nF noise filtering capacitor (C85 is DNI).

R291 - 4.7 ohm 1% 1/4W 0603 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PS3_BST	✅	Series resistor in bootstrap circuit between BST pin (U13 pin 10) and bootstrap capacitor C306. This is a deviation from the datasheet typical application but represents an acceptable design choice for EMI reduction or inrush current limiting.
2	2	$22N1498	✅	Series resistor in bootstrap circuit between BST pin (U13 pin 10) and bootstrap capacitor C306. This is a deviation from the datasheet typical application but represents an acceptable design choice for EMI reduction or inrush current limiting.

C306 - 0.1uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PS3VSB_PHASE	✅	Bootstrap capacitor with correct value (0.1uF) connected between SW node and BST pin through series resistor R291. The capacitor value matches datasheet recommendation.
2	2	$22N1498	✅	Bootstrap capacitor with correct value (0.1uF) connected between SW node and BST pin through series resistor R291. The capacitor value matches datasheet recommendation.

L3 - IND_2.2uH_20%_10A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PS3VSB_PHASE	✅	Inductor input correctly connected to SW node (PS3VSB_PHASE) of buck converter.
2	2	+PS_3VSB	✅	Inductor output correctly connected to +PS_3VSB output.

U35 - PWR_CTRL_EMB_PROC ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	DeepS5_Sel	S5_SEL	✅	DeepS5_Sel pin is pulled up to +PS_5VSB through a 2.2K resistor (R307), providing a mode selection input for Deep S5 state configuration.
2	VSB	+PS_5VSB	✅	VSB pin is connected to the +PS_5VSB power rail, providing 5V standby power to the power control processor.
3	PS_IN#	PB_RES	✅	PS_IN# pin is connected to the power button input (FP_PWRBTN) through a 33 ohm series resistor (R308) for protection and debouncing.
4	SLP_S5#	SLP_S4_L	✅	SLP_S5# pin is connected to net SLP_S4_L. The pin name suggests Sleep S5 state but the net name indicates Sleep S4 state, which may be a naming inconsistency or intentional design choice.
5	SDA	DDR_SMB_DATA	✅	SDA pin is connected to DDR_SMB_DATA, providing I2C/SMBus data communication with DDR memory modules.
6	SCLK	DDR_SMB_CLK	✅	SCLK pin is connected to DDR_SMB_CLK, providing I2C/SMBus clock communication with DDR memory modules.
7	PS_OUT#	PS_OUT_L	✅	PS_OUT# pin is connected to net PS_OUT_L. An optional 1K pull-up resistor (R289) to +PS_3VSB is marked DNI, suggesting the pin may have an internal pull-up or be actively driven.
8	SYS5VSB_OFF	5VSB_CTRL	✅	SYS5VSB_OFF pin controls the 5VSB system power through a resistor network that drives FET Q10 gate, implementing EuP (Energy-using Products) control functionality.
9	GND	GND	✅	GND pin is properly connected to the ground plane.

R855 - 499 ohm resistor ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$22N1502	✅	Pin 1 correctly connected to $22N1502 net, providing the voltage source for the gate drive circuit of Q106.
2	2	$22N2300	✅	Pin 2 correctly connected to $22N2300 net, which drives Q106's gate through the zener clamp formed by D13.

D13 - 4.3V Zener ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
A	ANODE	GND	✅	Anode pin correctly connected to GND, providing the reference voltage for the zener clamp circuit.
C	CATHODE	$22N2300	✅	Cathode pin correctly connected to $22N2300 net, which is the gate control voltage for Q106, clamped to 4.3V above GND by this zener diode.

Q106 - BSS84 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	D	DC_GATE_ENB	✅	Drain pin correctly connected to DC_GATE_ENB net, which is the gate control signal for U36. Q106 pulls this net high when overvoltage is detected.
G	G	$22N2300	✅	Gate pin correctly connected to $22N2300 net, which is clamped to 4.3V by zener diode D13 and driven through R855 from the source voltage.
S	S	$22N1502	✅	Source pin correctly connected to $22N1502 net, which is the same net as U36 source pins, allowing Q106 to sense the voltage and control U36's gate.

U36 - MOSFET_30V_15A_8-SOIC ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	S1	$22N1502	✅	Source pins correctly connected to $22N1502 net, which is the output of the protection circuit feeding DC_IN_1 through ferrite beads L13 and L12.
2	S2	$22N1502	✅	Source pins correctly connected to $22N1502 net, which is the output of the protection circuit feeding DC_IN_1 through ferrite beads L13 and L12.
3	S3	$22N1502	✅	Source pins correctly connected to $22N1502 net, which is the output of the protection circuit feeding DC_IN_1 through ferrite beads L13 and L12.
4	G	DC_GATE_ENB	✅	Gate pin correctly connected to DC_GATE_ENB net, which is controlled by the protection circuit through Q106 to turn off U36 when overvoltage is detected.
5	D1	+PS_5VSB	✅	Drain pins correctly connected to +PS_5VSB power rail, which is the input power source for this high-side switch configuration.
6	D2	+PS_5VSB	✅	Drain pins correctly connected to +PS_5VSB power rail, which is the input power source for this high-side switch configuration.
7	D3	+PS_5VSB	✅	Drain pins correctly connected to +PS_5VSB power rail, which is the input power source for this high-side switch configuration.
8	D4	+PS_5VSB	✅	Drain pins correctly connected to +PS_5VSB power rail, which is the input power source for this high-side switch configuration.

Q103 - SISA18ADN-T1-GE3 ❌

DRCY flagged 3 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	S1	+5VSB	❌	Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function. Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic) All three source pins connect to net +5VSB, which is the output rail (from schematic) Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet SISA18ADN-T1-GE3, page 1) The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC (from schematic) In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet SISA18ADN-T1-GE3, page 2) When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning) This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning) In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning) The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching (from schematic)
2	S2	+5VSB	❌	Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function. Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic) All three source pins connect to net +5VSB, which is the output rail (from schematic) Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet SISA18ADN-T1-GE3, page 1) The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC (from schematic) In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet SISA18ADN-T1-GE3, page 2) When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning) This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning) In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning) The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching (from schematic)
3	S3	+5VSB	❌	Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function. Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic) All three source pins connect to net +5VSB, which is the output rail (from schematic) Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet SISA18ADN-T1-GE3, page 1) The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC (from schematic) In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet SISA18ADN-T1-GE3, page 2) When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning) This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning) In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning) The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching (from schematic)
4	G	5VSB_LSENB	❌	Gate pin connected to 5VSB_LSENB control signal. While the gate drive circuit provides adequate voltage levels for switching an N-channel MOSFET, the fundamental issue is that an N-channel device is inappropriate for this high-side switching application. Pin 4 is labeled G (Gate) in the schematic (from schematic) Pin 4 connects to net 5VSB_LSENB, which is a control signal (from schematic) Pin 4 is the Gate terminal per the datasheet (from datasheet SISA18ADN-T1-GE3, page 1) The 5VSB_LSENB signal is pulled to +10V through R324 (100K) when Q14 is OFF, and pulled to GND when Q14 is ON (from schematic) The 5VSB_LSENB net also connects to Q14 drain and C341 (1uF to GND) (from schematic) Gate-source voltage range is +20V to -16V per datasheet (from datasheet SISA18ADN-T1-GE3, page 1) Gate threshold voltage VGS(th) is 1.2V to 2.4V per datasheet (from datasheet SISA18ADN-T1-GE3, page 2) When 5VSB_LSENB is at +10V and source is at +5V, VGS = +5V which exceeds VGS(th) and would turn on the N-channel MOSFET (reasoning) When 5VSB_LSENB is at GND and source is at +5V, VGS = -5V which would turn off the N-channel MOSFET (reasoning) While the gate drive voltage levels are adequate for switching the MOSFET, the body diode issue makes the N-channel device inappropriate for this high-side load switch application (reasoning) A P-channel MOSFET with inverted gate drive logic (gate pulled to source voltage to turn ON, pulled to higher voltage to turn OFF) would be the correct device choice (reasoning)
5	D1	+PS_5VSB	❌	Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues. Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic) All four drain pins connect to net +PS_5VSB, which is the input power rail (from schematic) Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1) Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1) The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch (from schematic) Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic) The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) (from schematic) In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning) This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning) A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)
6	D2	+PS_5VSB	❌	Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues. Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic) All four drain pins connect to net +PS_5VSB, which is the input power rail (from schematic) Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1) Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1) The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch (from schematic) Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic) The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) (from schematic) In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning) This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning) A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)
7	D3	+PS_5VSB	❌	Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues. Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic) All four drain pins connect to net +PS_5VSB, which is the input power rail (from schematic) Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1) Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1) The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch (from schematic) Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic) The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) (from schematic) In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning) This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning) A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)
8	D4	+PS_5VSB	❌	Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues. Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic) All four drain pins connect to net +PS_5VSB, which is the input power rail (from schematic) Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1) Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1) The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch (from schematic) Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic) The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) (from schematic) In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning) This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning) A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)

Q104 - SISA18ADN-T1-GE3 ❌

DRCY flagged 3 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	S1	+3VSB	❌	Source pins connected to +3VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function. Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic) All three source pins connect to net +3VSB, which is the output rail (from schematic) Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet SISA18ADN-T1-GE3, page 1) The +3VSB output connects to Q6 drain, which is a MOSFET_N_CH_30V_3.5A (RXR035N03) that switches to +VCC3 (from schematic) In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet SISA18ADN-T1-GE3, page 2) When Q104 is OFF and +PS_3VSB (drain) voltage exceeds +3VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning) This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning) In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning) The same fundamental device selection error affects both Q103 and Q104, indicating a systematic design issue in the high-side load switch implementation (reasoning)
2	S2	+3VSB	❌	Source pins connected to +3VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function. Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic) All three source pins connect to net +3VSB, which is the output rail (from schematic) Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet SISA18ADN-T1-GE3, page 1) The +3VSB output connects to Q6 drain, which is a MOSFET_N_CH_30V_3.5A (RXR035N03) that switches to +VCC3 (from schematic) In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet SISA18ADN-T1-GE3, page 2) When Q104 is OFF and +PS_3VSB (drain) voltage exceeds +3VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning) This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning) In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning) The same fundamental device selection error affects both Q103 and Q104, indicating a systematic design issue in the high-side load switch implementation (reasoning)
3	S3	+3VSB	❌	Source pins connected to +3VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function. Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic) All three source pins connect to net +3VSB, which is the output rail (from schematic) Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet SISA18ADN-T1-GE3, page 1) The +3VSB output connects to Q6 drain, which is a MOSFET_N_CH_30V_3.5A (RXR035N03) that switches to +VCC3 (from schematic) In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet SISA18ADN-T1-GE3, page 2) When Q104 is OFF and +PS_3VSB (drain) voltage exceeds +3VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning) This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning) In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning) The same fundamental device selection error affects both Q103 and Q104, indicating a systematic design issue in the high-side load switch implementation (reasoning)
4	G	+3VSB_EN	❌	Gate pin connected to +3VSB_EN control signal. While the gate drive circuit provides adequate voltage levels for switching an N-channel MOSFET, the fundamental issue is that an N-channel device is inappropriate for this high-side switching application. Pin 4 is labeled G (Gate) in the schematic (from schematic) Pin 4 connects to net +3VSB_EN, which is a control signal (from schematic) Pin 4 is the Gate terminal per the datasheet (from datasheet SISA18ADN-T1-GE3, page 1) The +3VSB_EN signal is pulled to +10V through R322 (100K) when Q11 is OFF, and pulled to GND when Q11 is ON (from schematic) The +3VSB_EN signal also connects to Q11 drain, C116 (1uF to GND), and D6 pin 2 (diode to PMC_RSMRST) (from schematic) Gate-source voltage range is +20V to -16V per datasheet (from datasheet SISA18ADN-T1-GE3, page 1) Gate threshold voltage VGS(th) is 1.2V to 2.4V per datasheet (from datasheet SISA18ADN-T1-GE3, page 2) When +3VSB_EN is at +10V and source is at +3.3V, VGS = +6.7V which exceeds VGS(th) and would turn on the N-channel MOSFET (reasoning) When +3VSB_EN is at GND and source is at +3.3V, VGS = -3.3V which would turn off the N-channel MOSFET (reasoning) While the gate drive voltage levels are adequate for switching the MOSFET, the body diode issue makes the N-channel device inappropriate for this high-side load switch application (reasoning) A P-channel MOSFET with inverted gate drive logic (gate pulled to source voltage to turn ON, pulled to higher voltage to turn OFF) would be the correct device choice (reasoning)
5	D1	+PS_3VSB	❌	Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues. Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic) All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter (from schematic) Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1) Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1) The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter (from schematic) Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic) Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering (from schematic) In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning) This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning) A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)
6	D2	+PS_3VSB	❌	Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues. Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic) All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter (from schematic) Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1) Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1) The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter (from schematic) Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic) Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering (from schematic) In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning) This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning) A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)
7	D3	+PS_3VSB	❌	Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues. Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic) All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter (from schematic) Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1) Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1) The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter (from schematic) Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic) Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering (from schematic) In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning) This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning) A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)
8	D4	+PS_3VSB	❌	Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues. Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic) All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter (from schematic) Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1) Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1) Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1) The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter (from schematic) Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic) Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering (from schematic) In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning) This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning) A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)

Q13 - MOSFET_N_CH_30V_3.5A_TSMT3 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	+5VSB	✅	Drain connected to +5VSB input power rail. This is the input side of the high-side switch.
G	GATE	SYS_EN	✅	Gate connected to SYS_EN control signal, which is pulled up to +10V through 100K resistor and can be pulled low by Q12. This provides adequate gate drive for the switching application.
S	SOURCE	+VCC	✅	Source connected to +VCC output rail with 10uF decoupling capacitor. This is the output side of the high-side switch providing 600mA to the +VCC rail.

Q6 - MOSFET_N_CH_30V_3.5A_TSMT3 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	+3VSB	✅	Drain connected to +3VSB input power rail. This is the input side of the high-side switch.
G	GATE	SYS_EN	✅	Gate connected to SYS_EN control signal, shared with Q13. This provides adequate gate drive for the switching application.
S	SOURCE	+VCC3	✅	Source connected to +VCC3 output rail with 10uF decoupling capacitor. This is the output side of the high-side switch providing 300mA to the +VCC3 rail.

Q12 - FET_NCH_60V_300mA_SOT23 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	SYS_EN	✅	Drain pin correctly connected to SYS_EN signal. This pin is pulled up by R340 to +10V and drives the gates of power MOSFETs Q13 and Q6.
G	GATE	SYS_EN_GATE	✅	Gate pin correctly connected to SYS_EN_GATE signal from Q7 drain. This signal controls the system enable function.
S	SOURCE	GND	✅	Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch.

Q14 - FET_NCH_60V_300mA_SOT23 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	5VSB_LSENB	✅	Drain pin correctly connected to 5VSB_LSENB signal. This pin is pulled up by R324 to +10V and drives the gate of P-channel MOSFET Q103.
G	GATE	5VSB_GATE	✅	Gate pin correctly connected to 5VSB_GATE signal. This signal is derived from 5VSB_CTRL through R323 and controls the 5VSB load switch.
S	SOURCE	GND	✅	Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch.

Q11 - FET_NCH_60V_300mA_SOT23 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	+3VSB_EN	✅	Drain pin correctly connected to +3VSB_EN signal. This pin is pulled up by R322 to +10V and drives the gate of P-channel MOSFET Q104.
G	GATE	+3VSB_EN_L	✅	Gate pin correctly connected to +3VSB_EN_L signal from Q4 collector. This inverted signal controls the 3VSB power rail enable.
S	SOURCE	GND	✅	Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch.

Q10 - FET_NCH_60V_300mA_SOT23 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	S5_ENBL	✅	Drain pin correctly connected to S5_ENBL signal. This pin is pulled up by R133 to +V1P8A and drives the base of Q4.
G	GATE	5VSB_CTRL	✅	Gate pin correctly connected to 5VSB_CTRL signal from U35 pin 8. This signal controls the 5VSB and 3VSB power rails through the control chain.
S	SOURCE	GND	✅	Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch.

Q4 - XSTR_NPN_40V_200mA_SOT23 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
B	BASE	S5_ENBL	✅	Base pin correctly connected to S5_ENBL control signal. This pin receives the input control signal that is pulled up by R133 to +V1P8A and can be pulled down by Q10.
C	COLLECTOR	+3VSB_EN_L	✅	Collector pin correctly connected to +3VSB_EN_L output signal. This pin drives the gate of Q11 through pull-up resistor R321.
E	EMITTER	GND	✅	Emitter pin correctly connected to GND. This is the standard configuration for a common-emitter NPN transistor switch.

Q7 - FET_NCH_60V_300mA_SOT23 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	SYS_EN_GATE	✅	Drain pin correctly connected to SYS_EN_GATE signal. This pin is pulled up by R142 to +10V and can be pulled down when the MOSFET is on.
G	GATE	SLP_S3_L	✅	Gate pin correctly connected to SLP_S3_L control signal. This active-low signal controls when the MOSFET pulls down SYS_EN_GATE.
S	SOURCE	GND	✅	Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch.

D6 - DIODE_SCHOTTKY_30V_0.2A_SOT23 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+PS_3VSB_PG	✅	Anode 1 connected to +PS_3VSB_PG (power good signal from 3.3V regulator) for OR-ing function.
2	2	+3VSB_EN	✅	Anode 2 connected to +3VSB_EN (enable signal for 3.3V rail) for OR-ing function.
3	3	PMC_RSMRST	✅	Common cathode connected to PMC_RSMRST, implementing an OR function where the output is driven high when either input signal is asserted.

Q2 - DIODE_ARRAY_75V_0.3A_SOT23 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	A1	+PS_5VSB	✅	Anode 1 connected to +PS_5VSB for high-side voltage clamping of the CLK signal path.
2	A2	$22N1417	✅	Anode 2 connected to intermediate node $22N1417 which is shared with Q9 pin 1 and has a capacitor to ground for AC coupling and filtering.
3	C	$22N1419	✅	Common cathode connected to $22N1419 which couples through C72 to the CLK pin of U13, providing overvoltage protection for the clock signal.

Q9 - DIODE_ARRAY_75V_0.3A_SOT23 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	A1	$22N1417	✅	Anode 1 connected to intermediate node $22N1417 which is shared with Q2 pin 2, forming part of the multi-stage clamping network.
2	A2	+10V	✅	Anode 2 connected to +10V rail for high-side voltage clamping at the boost voltage level.
3	C	$22N1467	✅	Common cathode connected to $22N1467 which couples through C283 back to the CLK signal, completing the bidirectional protection network.

J9 - JACK_PWR_2.1MM_RAPC712 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DC_IN_1	✅	Center pin correctly connected to DC_IN_1 net, which is the positive 5V DC power input. The connection goes through ferrite beads (L13, L12) and protection circuitry before reaching the main power path.
2	2	GND	✅	Sleeve pin correctly connected to GND net, serving as the ground/negative contact for the DC power input.
3	3	GND	✅	Switch pin connected to GND net. The datasheet indicates this is a normally-closed switch contact that opens when a plug is inserted, but the switch functionality is intentionally unused in this design.

U25 - NCP81109GMNTXG ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VRHOT	VR_HOT_L	✅	VRHOT pin connected to VR_HOT_L net for thermal alert output.
2	SDIO	$23N2429	✅	SDIO pin connected to SVID data line through series resistor R80 (16.9Ω).
3	ALERT	$23N2431	✅	ALERT pin connected to SVID alert line through 0Ω series resistor R62.
4	SCLK	$23N2430	✅	SCLK pin connected to SVID clock line through series resistor R81 (20.0Ω).
5	GND	AGND-VCORE	✅	GND pin connected to AGND-VCORE, which connects to GND through 0Ω jumper R37.
6	VR_RDY	$23N3753	✅	VR_RDY pin connected to VCORE_PG through 0Ω series resistor R79.
7	VIN1	+5VSB_SW	✅	VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply.
11	VIN2	+5VSB_SW	✅	VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply.
12	VIN3	+5VSB_SW	✅	VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply.
13	VIN4	+5VSB_SW	✅	VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply.
14	VIN5	+5VSB_SW	✅	VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply.
15	VIN6	+5VSB_SW	✅	VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply.
16	VIN7	+5VSB_SW	✅	VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply.
17	VIN8	+5VSB_SW	✅	VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply.
50	VIN_PAD	+5VSB_SW	✅	VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply.
8	BST	$23N3711	✅	BST pin connected through R154 (2.20Ω) and C50 (0.22µF) in series to SW1, forming the bootstrap circuit for the high-side gate driver.
9	GH		✅	GH pin (high-side gate driver output) has no external connection shown.
10	SW1	$23N3731	✅	SW1 pin connected to bootstrap circuit through C50 and to net $23N3731.
18	SW2	VCORE-SW	✅	SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output.
25	SW3	VCORE-SW	✅	SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output.
26	SW4	VCORE-SW	✅	SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output.
27	SW5	VCORE-SW	✅	SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output.
28	SW6	VCORE-SW	✅	SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output.
29	SW7	VCORE-SW	✅	SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output.
51	SW_PAD	VCORE-SW	✅	SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output.
19	PGND1	GND	✅	PGND1-PGND6 pins all connected to GND for power ground return.
20	PGND2	GND	✅	PGND1-PGND6 pins all connected to GND for power ground return.
21	PGND3	GND	✅	PGND1-PGND6 pins all connected to GND for power ground return.
22	PGND4	GND	✅	PGND1-PGND6 pins all connected to GND for power ground return.
23	PGND5	GND	✅	PGND1-PGND6 pins all connected to GND for power ground return.
24	PGND6	GND	✅	PGND1-PGND6 pins all connected to GND for power ground return.
30	GL		✅	GL pin (low-side gate driver output) has no external connection shown.
31	VBOOT	$23N3477	✅	VBOOT pin connected through R70 (88.7KΩ) to AGND-VCORE to set boot voltage to 1.1V and I2C address to 0x0.
32	GND1	AGND-VCORE	✅	GND1 pin connected to AGND-VCORE analog ground.
33	VCCP	$23N3625	✅	VCCP pin supplied from +5VSB through R845 (1.00Ω) with C48 (4.7uF) bypass capacitor.
34	TSENSE	$23N3665	✅	TSENSE pin connected to thermistor TH2 (100K@25C) and resistor divider for temperature sensing.
35	IMAX	$23N3681	✅	IMAX pin connected through R105 (44.2KΩ) to AGND-VCORE to set maximum current limit to 14A.
36	IOUT	$23N3683	✅	IOUT pin connected through R146 (16.5KΩ) to AGND-VCORE with C47 (470pF) filtering for output current reporting.
37	ILIM	VCORE-ILIM	✅	ILIM pin connected through R95 (15.0KΩ) to VCORE-CSCOMP for current limit setting.
38	CSCOMP	VCORE-CSCOMP	✅	CSCOMP pin connected to current sense compensation network with multiple components.
39	CSSUM	VCORE-CSSUM	✅	CSSUM pin connected to current sense sum network with R107, R106, C39, and C40.
40	CSREF	VCORE-CSREF	✅	CSREF pin connected through R108 (10.0Ω) to +VCORE output with C45 (1000pF) filtering for DCR current sensing reference.
41	FREQ	$23N2930	✅	FREQ pin connected through R93 (18.7KΩ) to AGND-VCORE to set switching frequency to 650KHz.
42	COMP	VCORE-COMP	✅	COMP pin connected to voltage loop compensation network with C35, C37, and feedback path.
43	FB	VCORE-FB	✅	FB pin connected to feedback network with R88, R89, C35, and C36 for output voltage regulation.
44	DIFFOUT	VCORE-DIFFOUT	✅	DIFFOUT pin connected through R89 (1.00KΩ) to FB and through R90 (47Ω) to compensation network.
45	VSN	VR-VCORE-VSN	✅	VSN pin connected to negative remote sense input through R65 (10.0Ω) with filtering.
46	VSP	VR-VCORE-VSP	✅	VSP pin connected to positive remote sense input through R92 (100Ω) with filtering.
47	VCC	$23N3860	✅	VCC pin supplied from +5VSB through R166 (2.20Ω) with C24 (1.0uF) bypass capacitor.
48	EN	$23N5607	✅	EN pin connected to +VCC through R849 (0Ω) with R851 (10.0KΩ) pulldown and C433 (0.1uF) bypass.
49	GND_PAD	AGND-VCORE	✅	GND_PAD connected to AGND-VCORE analog ground.

SP4 - 999-0000005 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCORE	✅	Connected to the output voltage rail +VCORE. This is the low-side connection of the DCR current sensing network.
2	2	$23N3208	✅	Connected to the current sense reference network through net $23N3208, which connects to VCORE-CSREF via R108. This forms the low-side connection of the DCR current sensing.

L18 - 3120-0266 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE-SW	✅	Connected to the switching node VCORE-SW, which is the output of the switching stage of U25. This is the correct input side of the output filter inductor in a buck converter.
2	2	+VCORE	✅	Connected to the output voltage rail +VCORE. This is the correct output side of the filter inductor, with multiple output capacitors connected for filtering.

R853 - 1130-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCORE	✅	Connected to the output voltage rail +VCORE. This resistor acts as a load on the output.
2	2	GND	✅	Connected to ground, completing the current path for the load resistor.

SP3 - 999-0000005 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE-SW	✅	Connected to the switching node VCORE-SW. This is one side of the DCR current sensing network.
2	2	$23N3209	✅	Connected to the current sense network through net $23N3209, which connects to VCORE-CSSUM via R107. This forms the high-side connection of the DCR current sensing.

C313 - 2232-0018 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB_SW	✅	Positive terminal connected to +5VSB_SW, providing additional input decoupling.
2	2	GND	✅	Negative terminal connected to GND.

C51 - 2232-0017 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Positive terminal connected to +5VSB, providing input decoupling on the source side of filter inductor L8.
2	2	GND	✅	Negative terminal connected to GND.

C99 - 2232-0018 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB_SW	✅	Positive terminal connected to +5VSB_SW, the filtered input supply to voltage regulator U25.
2	2	GND	✅	Negative terminal connected to GND, providing return path for input decoupling.

L8 - 3120-0183 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Input pin connected to +5VSB supply rail. This is the input side of the filter inductor.
2	2	+5VSB_SW	✅	Output pin connected to +5VSB_SW net. This supplies the filtered input voltage to the voltage regulator U25.

C311 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB_SW	✅	Positive terminal connected to +5VSB_SW, providing high-frequency decoupling.
2	2	GND	✅	Negative terminal connected to GND.

C305 - 2232-0018 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB_SW	✅	Positive terminal connected to +5VSB_SW, providing additional input decoupling.
2	2	GND	✅	Negative terminal connected to GND.

C312 - 2232-0018 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB_SW	✅	Positive terminal connected to +5VSB_SW, providing additional input decoupling in parallel with C99.
2	2	GND	✅	Negative terminal connected to GND.

C98 - 2232-0018 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB_SW	✅	Positive terminal connected to +5VSB_SW, providing additional input decoupling.
2	2	GND	✅	Negative terminal connected to GND.

C87 - 123-0005035 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	P	+VCORE	✅	Positive terminal correctly connected to +VCORE output rail. This is the main bulk output capacitor for the VCORE DC/DC regulator.
2	N	GND	✅	Negative terminal correctly connected to ground. Proper polarity for tantalum capacitor in buck converter output filter.

C88 - 2242-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCORE	✅	Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output.
2	2	GND	✅	Correctly connected to ground, completing the output filter capacitor configuration.

C89 - 2242-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCORE	✅	Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output.
2	2	GND	✅	Correctly connected to ground, completing the output filter capacitor configuration.

C90 - 2242-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCORE	✅	Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output.
2	2	GND	✅	Correctly connected to ground, completing the output filter capacitor configuration.

C101 - 2242-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCORE	✅	Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output.
2	2	GND	✅	Correctly connected to ground, completing the output filter capacitor configuration.

C102 - 2242-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCORE	✅	Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output.
2	2	GND	✅	Correctly connected to ground, completing the output filter capacitor configuration.

R88 - 1120-0032 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N2824	✅	Connected to internal net $23N2824, which connects to C37 pin 2, forming a series R-C compensation network from COMP to FB.
2	2	VCORE-FB	✅	Connected to VCORE-FB net, which is the feedback node of the voltage regulator compensation network.

R89 - 1120-0010 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE-FB	✅	Connected to VCORE-FB, the feedback node of the voltage regulator.
2	2	VCORE-DIFFOUT	✅	Connected to VCORE-DIFFOUT, which connects to U25 DIFFOUT pin for differential remote sensing.

C37 - 2221-0002 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE-COMP	✅	Connected to VCORE-COMP, the compensation pin output from U25 error amplifier.
2	2	$23N2824	✅	Connected to internal net $23N2824, which connects to R88 pin 1, forming a series R-C compensation network.

R90 - 1121-0025 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N2818	✅	Connected to internal net $23N2818, which connects to C36 pin 2, forming a filter network on DIFFOUT.
2	2	VCORE-DIFFOUT	✅	Connected to VCORE-DIFFOUT, the differential output pin of U25.

C36 - 2220-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE-FB	✅	Connected to VCORE-FB, the feedback node of the voltage regulator.
2	2	$23N2818	✅	Connected to internal net $23N2818, which connects to R90 pin 1, forming part of the DIFFOUT filter network.

C35 - 2220-0002 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE-COMP	✅	Connected to VCORE-COMP, the compensation pin output from U25 error amplifier.
2	2	VCORE-FB	✅	Connected to VCORE-FB, forming the direct high-frequency compensation path from COMP to FB.

TH1 - 3880-0004 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE-CSCOMP	✅	Thermistor for temperature-dependent current limiting, connected in parallel with R96 between CSCOMP and the resistor divider node.
2	2	$23N3115	✅	Thermistor for temperature-dependent current limiting, connected in parallel with R96 between CSCOMP and the resistor divider node.

R65 - 1120-0022 ❌

DRCY flagged 1 potential issues in this component.

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N2860	❌	R65 creates asymmetry in the differential sense path. The positive sense path has no equivalent series resistor, while R65 adds 10Ω in series with the negative sense path. This asymmetry could reduce common-mode rejection ratio. R65 is a 10.0Ω resistor with 1% tolerance in 0402 package (from schematic) Pin 1 is connected to net $23N2860, which is an intermediate node in the negative sense path (from schematic) Pin 2 is connected to VR-VCORE-VSN, which is the negative sense input (pin 45) of U25 (NCP81109GMNTXG) (from schematic) The positive sense path from +VCORE to VSP has R92 (100Ω) for local sensing or R63 (0Ω) for remote sensing (from schematic) The negative sense path from GND to VSN has R91 (100Ω) plus R65 (10Ω) for local sensing, or R64 (0Ω) plus R65 (10Ω) for remote sensing (from schematic) This creates an asymmetry where the negative path has an additional 10Ω compared to the positive path (reasoning) For differential amplifiers, matched impedances on both inputs are typically required for good common-mode rejection ratio (CMRR) (reasoning) The 10Ω asymmetry represents a 10% mismatch in the local sensing mode (110Ω vs 100Ω) and creates the entire impedance in remote sensing mode (10Ω vs 0Ω) (reasoning) The asymmetry could reduce CMRR and introduce a small offset voltage proportional to the input bias current (reasoning) The specific value of 10.0Ω (not 0Ω or 100Ω) suggests this may be intentional rather than an error (reasoning) Possible intentional reasons include current limiting, additional damping, compensation for PCB trace resistance, or current sensing (reasoning) Without the NCP81109GMNTXG datasheet, the specific requirements for VSP and VSN input impedance matching cannot be verified (reasoning) The text note 'DIFF PAIR' confirms this is a differential sensing configuration where matched impedances are typically important (from schematic) For proper differential sensing, R65 should either be 0Ω to match the positive path, or there should be an equivalent 10Ω resistor in the positive path to maintain symmetry (reasoning)
2	2	VR-VCORE-VSN	❌	R65 creates asymmetry in the differential sense path. The positive sense path has no equivalent series resistor, while R65 adds 10Ω in series with the negative sense path. This asymmetry could reduce common-mode rejection ratio. R65 is a 10.0Ω resistor with 1% tolerance in 0402 package (from schematic) Pin 1 is connected to net $23N2860, which is an intermediate node in the negative sense path (from schematic) Pin 2 is connected to VR-VCORE-VSN, which is the negative sense input (pin 45) of U25 (NCP81109GMNTXG) (from schematic) The positive sense path from +VCORE to VSP has R92 (100Ω) for local sensing or R63 (0Ω) for remote sensing (from schematic) The negative sense path from GND to VSN has R91 (100Ω) plus R65 (10Ω) for local sensing, or R64 (0Ω) plus R65 (10Ω) for remote sensing (from schematic) This creates an asymmetry where the negative path has an additional 10Ω compared to the positive path (reasoning) For differential amplifiers, matched impedances on both inputs are typically required for good common-mode rejection ratio (CMRR) (reasoning) The 10Ω asymmetry represents a 10% mismatch in the local sensing mode (110Ω vs 100Ω) and creates the entire impedance in remote sensing mode (10Ω vs 0Ω) (reasoning) The asymmetry could reduce CMRR and introduce a small offset voltage proportional to the input bias current (reasoning) The specific value of 10.0Ω (not 0Ω or 100Ω) suggests this may be intentional rather than an error (reasoning) Possible intentional reasons include current limiting, additional damping, compensation for PCB trace resistance, or current sensing (reasoning) Without the NCP81109GMNTXG datasheet, the specific requirements for VSP and VSN input impedance matching cannot be verified (reasoning) The text note 'DIFF PAIR' confirms this is a differential sensing configuration where matched impedances are typically important (from schematic) For proper differential sensing, R65 should either be 0Ω to match the positive path, or there should be an equivalent 10Ω resistor in the positive path to maintain symmetry (reasoning)

R78 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3665	✅	0Ω jumper connecting the temperature sense circuit to the controller TSENSE input. Allows for optional series resistance or measurement capability.
2	2	$23N3662	✅	0Ω jumper connecting the temperature sense circuit to the controller TSENSE input. Allows for optional series resistance or measurement capability.

R131 - 1120-0055 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3662	✅	14.0K resistor forming the lower leg of the temperature sensing voltage divider with TH2. Creates a temperature-dependent voltage for the controller TSENSE input.
2	2	GND	✅	14.0K resistor forming the lower leg of the temperature sensing voltage divider with TH2. Creates a temperature-dependent voltage for the controller TSENSE input.

R146 - 1120-0338 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3683	✅	16.5K resistor connected to U25 IOUT pin for output current monitoring. Forms an RC filter with C47 for the current monitoring output.
2	2	AGND-VCORE	✅	16.5K resistor connected to U25 IOUT pin for output current monitoring. Forms an RC filter with C47 for the current monitoring output.

R105 - 1120-0115 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3681	✅	44.2K resistor connected to U25 IMAX pin to set the maximum current limit. A nearby text note specifies IMAX = 14A.
2	2	AGND-VCORE	✅	44.2K resistor connected to U25 IMAX pin to set the maximum current limit. A nearby text note specifies IMAX = 14A.

C46 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3665	✅	0.1uF filter capacitor on the TSENSE input to U25. Provides noise filtering for the temperature sensing circuit.
2	2	AGND-VCORE	✅	0.1uF filter capacitor on the TSENSE input to U25. Provides noise filtering for the temperature sensing circuit.

C47 - 2220-0025 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3683	✅	470pF filter capacitor on the IOUT pin of U25. Forms an RC filter with R146 for the current monitoring output.
2	2	AGND-VCORE	✅	470pF filter capacitor on the IOUT pin of U25. Forms an RC filter with R146 for the current monitoring output.

TH2 - 3880-0004 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3662	✅	Connected to temperature sense node through R78 to U25 TSENSE pin. Forms parallel combination with R131 to ground for temperature sensing.
2	2	GND	✅	Connected to ground, providing the return path for the temperature sensing circuit.

R154 - 1130-0234 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3711	✅	Connected to U25 pin 8 (BST) as part of the bootstrap circuit. This pin sources current to charge the bootstrap capacitor C50.
2	2	$23N3733	✅	Connected to bootstrap capacitor C50 pin 1. This is the intermediate node between the bootstrap resistor and capacitor.

C48 - 2232-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3625	✅	Connected to U25 pin 33 (VCCP), which is powered from +5VSB through R845 (1 ohm). This capacitor provides decoupling for the VCCP supply.
2	2	GND	✅	Connected to GND, providing the return path for the VCCP decoupling capacitor.

R70 - 1120-0289 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3477	✅	Connected to U25 pin 31 (VBOOT). A nearby text note indicates VBOOT should be 1.1V, and this resistor to ground likely sets or loads this voltage.
2	2	AGND-VCORE	✅	Connected to AGND-VCORE (analog ground). This completes the resistor connection from VBOOT to ground.

C50 - 2222-0008 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3733	✅	Connected to R154 pin 2, forming one side of the bootstrap capacitor. This node charges through R154 from the BST pin.
2	2	$23N3731	✅	Connected to U25 pin 10 (SW1), the switch node. This completes the bootstrap circuit by connecting the capacitor between BST and SW1.

R849 - 1121-0001 ❌

DRCY flagged 1 potential issues in this component.

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCC	❌	0-ohm jumper connects +VCC (pin 1) to U25 EN pin (pin 2 via net $23N5607). When populated simultaneously with R851 (10K pull-down), creates continuous current path from +VCC to GND, wasting power unnecessarily. The 'JMPR' tolerance marking indicates this is a configuration option that should be mutually exclusive with R851. R849 pin 1 is connected to +VCC (from schematic) R849 pin 2 is connected to net $23N5607, which connects to U25 pin 48 (EN) (from schematic) R849 is a 0-ohm resistor with tolerance marked as 'JMPR' (jumper), indicating it is a configuration option (from schematic) R851 (10K) is also populated on the same net $23N5607, creating a pull-down path to GND (from schematic) With both R849 (0-ohm) and R851 (10K) populated, current flows continuously from +VCC through R849 to the EN pin, then through R851 to GND (reasoning) This configuration results in continuous current draw of approximately 330-500µA (depending on +VCC voltage), consuming 1.1-2.5mW (reasoning) Standard design practice for enable pins uses either a pull-up resistor OR a pull-down resistor, not both simultaneously with a 0-ohm pull-up (reasoning) If always-on operation is intended (EN always high when +VCC present), R849 should be populated and R851 should be DNI to eliminate unnecessary power consumption (reasoning) Recommendation: Verify intended enable configuration and mark R851 as DNI if always-on operation is desired (reasoning)
2	2	$23N5607	❌	0-ohm jumper connects +VCC (pin 1) to U25 EN pin (pin 2 via net $23N5607). When populated simultaneously with R851 (10K pull-down), creates continuous current path from +VCC to GND, wasting power unnecessarily. The 'JMPR' tolerance marking indicates this is a configuration option that should be mutually exclusive with R851. R849 pin 1 is connected to +VCC (from schematic) R849 pin 2 is connected to net $23N5607, which connects to U25 pin 48 (EN) (from schematic) R849 is a 0-ohm resistor with tolerance marked as 'JMPR' (jumper), indicating it is a configuration option (from schematic) R851 (10K) is also populated on the same net $23N5607, creating a pull-down path to GND (from schematic) With both R849 (0-ohm) and R851 (10K) populated, current flows continuously from +VCC through R849 to the EN pin, then through R851 to GND (reasoning) This configuration results in continuous current draw of approximately 330-500µA (depending on +VCC voltage), consuming 1.1-2.5mW (reasoning) Standard design practice for enable pins uses either a pull-up resistor OR a pull-down resistor, not both simultaneously with a 0-ohm pull-up (reasoning) If always-on operation is intended (EN always high when +VCC present), R849 should be populated and R851 should be DNI to eliminate unnecessary power consumption (reasoning) Recommendation: Verify intended enable configuration and mark R851 as DNI if always-on operation is desired (reasoning)

R851 - 1120-0011 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N5607	✅	10K pull-down resistor connects U25 EN pin (pin 1 via net $23N5607) to GND (pin 2). Connections are correct as shown in schematic, but simultaneous population with R849 (0-ohm jumper) creates unnecessary power waste. See R849 analysis for fundamental issue.
2	2	GND	✅	10K pull-down resistor connects U25 EN pin (pin 1 via net $23N5607) to GND (pin 2). Connections are correct as shown in schematic, but simultaneous population with R849 (0-ohm jumper) creates unnecessary power waste. See R849 analysis for fundamental issue.

C433 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N5607	✅	Connected to net $23N5607 to provide filtering for the enable signal.
2	2	GND	✅	Connected to GND to provide filtering reference and complete the bypass path.

C25 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE_PG	✅	Decoupling capacitor for VCORE_PG signal. Provides filtering and noise suppression.
2	2	GND	✅	Decoupling capacitor for VCORE_PG signal. Provides filtering and noise suppression.

C65 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Decoupling capacitor for VCORE_GFX_PG combined power good signal. Provides filtering and noise suppression.
2	2	VCORE_GFX_PG	✅	Decoupling capacitor for VCORE_GFX_PG combined power good signal. Provides filtering and noise suppression.

R94 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE_GFX_PG	✅	Pull-up resistor for VCORE_GFX_PG combined power good signal. Stronger pull-up than R167 to source current through diodes.
2	2	+VCC3	✅	Pull-up resistor for VCORE_GFX_PG combined power good signal. Stronger pull-up than R167 to source current through diodes.

R79 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE_PG	✅	0-ohm jumper connecting VR_RDY output from U25 to VCORE_PG net. Provides direct connection for power good signal.
2	2	$23N3753	✅	0-ohm jumper connecting VR_RDY output from U25 to VCORE_PG net. Provides direct connection for power good signal.

R167 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCC3	✅	Pull-up resistor for VCORE_PG signal. Pulls the power good signal high when not actively driven low.
2	2	VCORE_PG	✅	Pull-up resistor for VCORE_PG signal. Pulls the power good signal high when not actively driven low.

D4 - BAT54A-S ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE_PG	✅	Cathode A of dual Schottky diode, connected to VCORE_PG. Part of diode OR-ing circuit to combine power good signals.
2	2	VGFX_PG	✅	Cathode B of dual Schottky diode, connected to VGFX_PG. Part of diode OR-ing circuit to combine power good signals.
3	3	VCORE_GFX_PG	✅	Common anode of dual Schottky diode, connected to VCORE_GFX_PG. Output of the diode OR-ing circuit that combines two power good signals.

R166 - 1130-0234 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Connected to +5VSB power rail, providing input power to the series resistor that feeds U25 VCC pin.
2	2	$23N3860	✅	Connected to U25 pin 47 (VCC) through net $23N3860, with C24 providing local decoupling.

R845 - 1130-0193 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Connected to +5VSB power rail, providing input power to the series resistor that feeds U25 VCCP pin.
2	2	$23N3625	✅	Connected to U25 pin 33 (VCCP) through net $23N3625, with C48 providing local decoupling.

C24 - 2222-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3860	✅	Connected to U25 VCC pin through net $23N3860, providing the positive terminal of the decoupling capacitor.
2	2	AGND-VCORE	✅	Connected to AGND-VCORE, providing the ground return path for the VCC decoupling capacitor.

R93 - 1120-0351 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N2930	✅	Connected to U25 pin 41 (FREQ) to set the switching frequency of the NCP81109 voltage regulator to 650 kHz.
2	2	AGND-VCORE	✅	Connected to AGND-VCORE, providing the ground reference for the frequency-setting resistor.

C52 - 2240-0005 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$23N3990	✅	Connected to intermediate node $23N3990 from R168. This is the input to the snubber capacitor.
2	2	GND	✅	Connected to GND. This completes the RC snubber path from switching node to ground.

R168 - 1141-0026 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE-SW	✅	Connected to VCORE-SW switching node. This is the input to the RC snubber circuit.
2	2	$23N3990	✅	Connected to intermediate node $23N3990 between R168 and C52. This is the output of the snubber resistor.

R37 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	R37 is a 0-ohm jumper connecting the main power ground (GND) to the analog ground (AGND-VCORE) for voltage regulator U25. This provides single-point grounding between power and analog grounds.
2	2	AGND-VCORE	✅	R37 is a 0-ohm jumper connecting the main power ground (GND) to the analog ground (AGND-VCORE) for voltage regulator U25. This provides single-point grounding between power and analog grounds.

U26 - 4148-0141 ❌

DRCY flagged 1 potential issues in this component.

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
10	SW1	$24N3595	❌	SW1 pin is connected to bootstrap circuit but not to the main output node VGFX-SW. In a multiphase converter, all switch nodes should connect to the output to contribute to power delivery. Pin 10 (SW1) is connected to net $24N3595 (from schematic) $24N3595 connects to bootstrap capacitor C186 (0.22µF) pin 2 (from schematic) C186 pin 1 connects to $24N3596, which connects through R228 (2.2Ω) to pin 8 (BST) at net $24N3593 (from schematic) This forms a standard bootstrap circuit: BST -> R228 -> C186 -> SW1 (reasoning) Pins 18, 25-29 (SW2-SW7) are all connected to net VGFX-SW (from schematic) Pin 51 (SW_PAD) also connects to VGFX-SW (from schematic) VGFX-SW connects through inductor L4 (470nH) to output +VGFX (from schematic) SW1 is not connected to VGFX-SW, isolating it from the main output path (from schematic) In a multiphase buck converter, all switch nodes should typically connect to the output (either to a common node or through individual inductors) to contribute to power delivery (reasoning) While the bootstrap circuit can function with SW1 switching independently, phase 1 does not contribute to output power in the current configuration (reasoning) The bootstrap circuit would still function correctly if SW1 were connected to VGFX-SW, as it charges when the switch node is low (reasoning)
1	VRHOT	VR_HOT_L	✅	VRHOT pin connected to VR_HOT_L net, likely a thermal warning output signal.
2	SDIO	$24N3490	✅	SDIO pin connected to SVID data line through series resistor R193 (16.9 ohm), appropriate for I2C/SVID communication.
3	ALERT	$24N3492	✅	ALERT pin connected to SVID alert line through 0 ohm jumper R67, with optional pull-up R196 (DNI).
4	SCLK	$24N3491	✅	SCLK pin connected to SVID clock line through series resistor R194 (20.0 ohm), appropriate for I2C/SVID communication.
5	GND	AGND-VGFX	✅	GND pin connected to AGND-VGFX analog ground net, properly separated from power ground.
6	VR_RDY	$24N3598	✅	VR_RDY pin connected to power good output VGFX_PG through 0 ohm jumper R184, with pull-up R230 (1.91K) to +VCC3.
7	VIN1	+5VSB_SW	✅	VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter.
11	VIN2	+5VSB_SW	✅	VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter.
12	VIN3	+5VSB_SW	✅	VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter.
13	VIN4	+5VSB_SW	✅	VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter.
14	VIN5	+5VSB_SW	✅	VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter.
15	VIN6	+5VSB_SW	✅	VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter.
16	VIN7	+5VSB_SW	✅	VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter.
17	VIN8	+5VSB_SW	✅	VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter.
8	BST	$24N3593	✅	BST pin connected to bootstrap circuit with R228 (2.20 ohm) and C186 (0.22uF) to SW1 for high-side gate driver supply.
9	GH		✅	Gate driver output pins (GH, GL) are not connected. This is correct for an integrated MOSFET design where gate drivers are internal.
30	GL		✅	Gate driver output pins (GH, GL) are not connected. This is correct for an integrated MOSFET design where gate drivers are internal.
18	SW2	VGFX-SW	✅	SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter.
25	SW3	VGFX-SW	✅	SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter.
26	SW4	VGFX-SW	✅	SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter.
27	SW5	VGFX-SW	✅	SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter.
28	SW6	VGFX-SW	✅	SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter.
29	SW7	VGFX-SW	✅	SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter.
19	PGND1	GND	✅	PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX.
20	PGND2	GND	✅	PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX.
21	PGND3	GND	✅	PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX.
22	PGND4	GND	✅	PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX.
23	PGND5	GND	✅	PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX.
24	PGND6	GND	✅	PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX.
31	VBOOT	$24N3564	✅	VBOOT pin connected through 100K pull-down R170 to AGND-VGFX. Text note specifies VBOOT = 1.1V, but without datasheet cannot verify if pull-down alone achieves this or if internal circuitry provides the voltage.
32	GND1	AGND-VGFX	✅	GND1 pin connected to AGND-VGFX analog ground net, properly separated from power ground.
33	VCCP	$24N3578	✅	VCCP pin supplied from +5VSB through R846 (1 ohm) with 4.7uF decoupling capacitor C185 to GND, appropriate for internal control supply.
34	TSENSE	$24N3584	✅	TSENSE pin connected to temperature sensing network with thermistor TH4 and resistor divider, with 0.1uF filtering capacitor C168.
35	IMAX	$24N3588	✅	IMAX pin connected through 44.2K resistor R207 to AGND-VGFX. Text note specifies IMAX = 14A, but without datasheet cannot verify if 44.2K resistor value achieves this current limit.
36	IOUT	$24N3589	✅	IOUT pin connected to current monitoring network with 16.5K resistor R227 and 470pF capacitor C184 to AGND-VGFX.
37	ILIM	VGFX-ILIM	✅	ILIM pin connected to current limit compensation network with R204 (15.0K) to VGFX-CSCOMP.
38	CSCOMP	VGFX-CSCOMP	✅	CSCOMP pin connected to current sense compensation network with multiple resistors, capacitors, and thermistor TH3 for temperature compensation.
39	CSSUM	VGFX-CSSUM	✅	CSSUM pin connected to current sense summing network with capacitors to CSCOMP and resistors R223 (165K) and R224 (100K) for current sensing.
40	CSREF	VGFX-CSREF	✅	CSREF pin connected to current sense reference with 10 ohm resistor R225 to output and 1000pF capacitor C167 to GND for filtering.
41	FREQ	$24N3542	✅	FREQ pin connected through 18.7K resistor R203 to AGND-VGFX. Text note specifies FSW = 650kHz, but without datasheet cannot verify if 18.7K resistor value achieves this frequency.
42	COMP	VGFX-COMP	✅	COMP pin connected to voltage loop compensation network with capacitors C62 (47pF) and C64 (2200pF) and resistor R198 (3.01K) to feedback pin.
43	FB	VGFX-FB	✅	FB pin connected to feedback network with resistor divider from output through R199 (1.00K) and R200 (47 ohm) to DIFFOUT, and compensation network to COMP pin.
44	DIFFOUT	VGFX-DIFFOUT	✅	DIFFOUT pin connected to differential output network with R199 (1.00K) to FB and R200 (47 ohm) with C63 (220pF) for filtering.
45	VSN	VR-VGFX-VSN	✅	VSN pin connected to negative remote sense through differential pair network with R169 (10.0 ohm) and optional C104 (0.01uF DNI).
46	VSP	VR-VGFX-VSP	✅	VSP pin connected to positive remote sense through R202 (100 ohm) to output +VGFX and R68 (0 ohm) to VCCGT_SENSE.
47	VCC	$24N3610	✅	VCC pin supplied from +5VSB through R229 (2.20 ohm) with 1.0uF decoupling capacitor C53 to AGND-VGFX, appropriate for IC supply.
48	EN	$24N6011	✅	EN pin connected to enable circuit with R850 (0 ohm) pull-up to +VCC, R852 (10K) pull-down to GND, and C434 (0.1uF) filtering capacitor.
49	GND_PAD	AGND-VGFX	✅	GND_PAD connected to AGND-VGFX analog ground net, properly separated from power ground.
50	VIN_PAD	+5VSB_SW	✅	VIN_PAD connected to +5VSB_SW input supply, same as VIN1-8 pins, appropriate for multiphase converter.
51	SW_PAD	VGFX-SW	✅	SW_PAD connected to VGFX-SW switching node, same as SW2-7 pins, appropriate for multiphase converter.

L4 - 3120-0266 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-SW	✅	The inductor connections are topologically correct for a buck converter output filter (pin 1 to switching node VGFX-SW, pin 2 to output rail +VGFX). However, there is a critical specification inconsistency: the inductor is rated for 17.5A continuous current, while a text note near the inductor indicates 'IMAX = 24A'. The actual current limit is configured for 14A via R207, which the inductor can adequately support. This discrepancy between the noted 24A requirement, the 14A current limit setting, and the 17.5A inductor rating represents a design specification error that must be resolved.
2	2	+VGFX	✅	The inductor connections are topologically correct for a buck converter output filter (pin 1 to switching node VGFX-SW, pin 2 to output rail +VGFX). However, there is a critical specification inconsistency: the inductor is rated for 17.5A continuous current, while a text note near the inductor indicates 'IMAX = 24A'. The actual current limit is configured for 14A via R207, which the inductor can adequately support. This discrepancy between the noted 24A requirement, the 14A current limit setting, and the 17.5A inductor rating represents a design specification error that must be resolved.

R198 - 1120-0032 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3524	✅	This resistor is part of the Type III voltage loop compensation network for the NCP81109GMNTXG controller. It connects between an intermediate compensation node and the feedback pin, forming a pole-zero pair with C64.
2	2	VGFX-FB	✅	This resistor is part of the Type III voltage loop compensation network for the NCP81109GMNTXG controller. It connects between an intermediate compensation node and the feedback pin, forming a pole-zero pair with C64.

R199 - 1120-0010 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-FB	✅	This resistor connects between the feedback pin and the differential output pin of the voltage regulator controller. It sets the gain for the differential amplifier used for remote voltage sensing.
2	2	VGFX-DIFFOUT	✅	This resistor connects between the feedback pin and the differential output pin of the voltage regulator controller. It sets the gain for the differential amplifier used for remote voltage sensing.

R200 - 1121-0025 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3522	✅	This resistor is in series with the differential output pin and provides damping or current limiting for the differential amplifier output. It works with C63 to form a filter network.
2	2	VGFX-DIFFOUT	✅	This resistor is in series with the differential output pin and provides damping or current limiting for the differential amplifier output. It works with C63 to form a filter network.

C62 - 2220-0002 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-COMP	✅	This capacitor is the high-frequency pole element in the Type III voltage loop compensation network. It connects directly between the compensation pin and the feedback pin.
2	2	VGFX-FB	✅	This capacitor is the high-frequency pole element in the Type III voltage loop compensation network. It connects directly between the compensation pin and the feedback pin.

C63 - 2220-0014 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-FB	✅	This capacitor is part of the differential output filter network. It provides filtering for the differential amplifier output used for remote voltage sensing.
2	2	$24N3522	✅	This capacitor is part of the differential output filter network. It provides filtering for the differential amplifier output used for remote voltage sensing.

C64 - 2221-0002 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-COMP	✅	This capacitor is part of the Type III voltage loop compensation network. It forms a pole-zero pair with R198 to provide the necessary phase boost for loop stability.
2	2	$24N3524	✅	This capacitor is part of the Type III voltage loop compensation network. It forms a pole-zero pair with R198 to provide the necessary phase boost for loop stability.

C167 - 2220-0035 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-CSREF	✅	Connected to VGFX-CSREF, which is the current reference pin of the controller (U26 pin 40). This provides filtering for the current reference.
2	2	GND	✅	Connected to GND. This completes the filter capacitor from CSREF to ground.

R225 - 1120-0022 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-CSREF	✅	Connected to VGFX-CSREF, which is the current reference pin of the controller (U26 pin 40). This sets the current reference level.
2	2	$24N3559	✅	Connected to $24N3559, which connects through SP1 to the output voltage +VGFX. This completes the current reference path from the output to CSREF.

C166 - 2221-0002 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-CSCOMP	✅	Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This provides additional compensation capacitance in parallel with C113.
2	2	VGFX-CSSUM	✅	Connected to VGFX-CSSUM, which is the current sum input of the controller (U26 pin 39). This completes the compensation capacitor between CSCOMP and CSSUM.

R223 - 1120-0037 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3557	✅	Connected to intermediate node $24N3557, which is shared with R205 pin 2 and TH3 pin 2. This forms part of the current sense compensation divider network.
2	2	VGFX-CSSUM	✅	Connected to VGFX-CSSUM, which is the current sum input of the controller (U26 pin 39). This completes the compensation divider to the CSSUM pin.

R205 - 1120-0282 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-CSCOMP	✅	Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This is part of the compensation network.
2	2	$24N3557	✅	Connected to intermediate node $24N3557, which is shared with TH3 pin 2 and R223 pin 1. R205 is in parallel with TH3 to provide temperature-compensated impedance.

TH3 - 3880-0004 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-CSCOMP	✅	Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This provides temperature compensation in parallel with R205.
2	2	$24N3557	✅	Connected to intermediate node $24N3557, which is shared with R205 pin 2 and R223 pin 1. TH3 is in parallel with R205 to provide temperature compensation.

R224 - 1130-0002 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-CSSUM	✅	Connected to VGFX-CSSUM, which is the current sum input of the controller (U26 pin 39). This is part of the DCR current sensing network.
2	2	$24N3558	✅	Connected to $24N3558, which connects through SP2 to the switching node VGFX-SW. This completes the current sensing path from the switching node to the CSSUM pin.

R204 - 1120-0029 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-ILIM	✅	Connected to VGFX-ILIM, which is the current limit pin of the controller (U26 pin 37). This sets the current limit threshold.
2	2	VGFX-CSCOMP	✅	Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This completes the current limit setting path.

C113 - 2220-0025 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VGFX-CSCOMP	✅	Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This provides high-frequency compensation.
2	2	VGFX-CSSUM	✅	Connected to VGFX-CSSUM, which is the current sum input of the controller (U26 pin 39). This completes the compensation capacitor between CSCOMP and CSSUM.

C168 - 2222-0016 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3584	✅	Filtering capacitor positive terminal connected to U26 TSENSE input for noise filtering.
2	2	AGND-VGFX	✅	Filtering capacitor ground terminal connected to analog ground (AGND-VGFX), appropriate for analog input filtering.

R226 - 1120-0055 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3583	✅	14.0K resistor in parallel with thermistor TH4, setting temperature threshold for over-temperature protection.
2	2	GND	✅	14.0K resistor in parallel with thermistor TH4, setting temperature threshold for over-temperature protection.

R178 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3584	✅	0Ω jumper connecting thermistor sensing circuit to U26 TSENSE pin. Allows optional isolation or series resistance.
2	2	$24N3583	✅	0Ω jumper connecting thermistor sensing circuit to U26 TSENSE pin. Allows optional isolation or series resistance.

TH4 - 3880-0004 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3583	✅	Thermistor sensing node connected to U26 TSENSE pin through R178. Forms temperature sensing circuit with R226 to ground.
2	2	GND	✅	Thermistor ground reference, correctly connected to power ground (GND).

R202 - 1120-0025 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VGFX	✅	Connected to +VGFX output rail. Provides secondary connection to positive remote sense pin VSP through 100 ohms.
2	2	VR-VGFX-VSP	✅	Connected to VR-VGFX-VSP net, the positive remote sense input of U26 pin 46 (VSP). This 100Ω resistor is intended to provide series resistance for local voltage sensing from +VGFX, but is effectively shorted out by R68 (0Ω) which is in parallel, making R202 non-functional in the current configuration.

R68 - 1121-0001 ❌

DRCY flagged 1 potential issues in this component.

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
2	2	VR-VGFX-VSP	❌	Connected to VR-VGFX-VSP net, the positive remote sense input of U26 pin 46 (VSP). This 0Ω jumper provides a direct connection from VCCGT_SENSE for remote voltage sensing, but is incorrectly populated in parallel with R202 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously. Pin 2 connects to VR-VGFX-VSP net (from schematic) VR-VGFX-VSP connects to U26 pin 46 (VSP), the positive remote sense input (from schematic) Pin 1 connects to VCCGT_SENSE net for remote voltage sensing (from schematic) R68 has a value of 0Ω (jumper) and is marked PLACE (from schematic) R202 (100Ω) also connects to VR-VGFX-VSP from +VGFX, creating a parallel path (from schematic) R202 is also marked PLACE, indicating both resistors should be installed (from schematic) Text note 'REMOTE VOLTAGE SENSE' appears near coordinates (107.95, 379.73) (from schematic) Text note 'DIFF PAIR' appears near coordinates (124.46, 346.71) (from schematic) Having both R68 (0Ω) and R202 (100Ω) populated simultaneously creates an incorrect configuration (reasoning) The 0Ω jumper shorts out the 100Ω resistor, making R202 ineffective (reasoning) For proper differential remote sensing, either local sensing (R202 populated, R68 DNI) or remote sensing (R68 populated, R202 DNI) should be selected, not both (reasoning) With both populated, the VSP path has ~0Ω impedance while the VSN path has 10Ω (from R169), creating an imbalanced differential pair (reasoning) This imbalance can introduce common-mode errors in the voltage regulation (reasoning)
1	1	VCCGT_SENSE	✅	Connected to VCCGT_SENSE net. Provides primary remote sense connection to VSP through 0 ohms.

R169 - 1120-0022 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3528	✅	Connected to intermediate node $24N3528. Part of negative remote sense path with 10-ohm series resistance.
2	2	VR-VGFX-VSN	✅	Connected to VR-VGFX-VSN net, the negative remote sense input of U26 pin 45 (VSN). This 10Ω resistor is always in series with the VSN path, creating an impedance imbalance with the VSP path which has ~0Ω due to R68 shorting R202. The 10Ω value may be intentional for filtering/protection but contributes to the differential pair imbalance.

R201 - 1120-0025 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	R201 connects GND (pin 1) to $24N3528 (pin 2) through 100Ω, intended to provide series resistance for local voltage sensing in the VSN path. However, R69 (0Ω) is in parallel with R201, effectively shorting it out and making R201 non-functional in the current configuration.
2	2	$24N3528	✅	R201 connects GND (pin 1) to $24N3528 (pin 2) through 100Ω, intended to provide series resistance for local voltage sensing in the VSN path. However, R69 (0Ω) is in parallel with R201, effectively shorting it out and making R201 non-functional in the current configuration.

R69 - 1121-0001 ❌

DRCY flagged 1 potential issues in this component.

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	❌	R69 connects GND (pin 1) to $24N3528 (pin 2) through 0Ω (jumper), providing a direct connection for remote voltage sensing in the VSN path. However, this 0Ω jumper is incorrectly populated in parallel with R201 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously. Pin 1 connects to GND net (from schematic) Pin 2 connects to $24N3528 net (from schematic) R69 has a value of 0Ω (jumper) and is marked PLACE (from schematic) $24N3528 connects to VR-VGFX-VSN through R169 (10Ω) (from schematic) R201 (100Ω) also connects GND to $24N3528, creating a parallel path (from schematic) R201 is also marked PLACE, indicating both resistors should be installed (from schematic) Having both R69 (0Ω) and R201 (100Ω) populated simultaneously creates an incorrect configuration (reasoning) The 0Ω jumper shorts out the 100Ω resistor, making R201 ineffective (reasoning) For proper differential remote sensing, either local sensing (R201 populated, R69 DNI) or remote sensing (R69 populated, R201 DNI) should be selected, not both (reasoning) This is the same type of issue as in the VSP path where R68 shorts R202 (reasoning) With both R68 and R69 populated, the configuration creates an imbalanced differential pair with VSP at ~0Ω and VSN at 10Ω (reasoning) Both pins are affected by the same fundamental issue of creating an improper parallel configuration (reasoning)
2	2	$24N3528	❌	R69 connects GND (pin 1) to $24N3528 (pin 2) through 0Ω (jumper), providing a direct connection for remote voltage sensing in the VSN path. However, this 0Ω jumper is incorrectly populated in parallel with R201 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously. Pin 1 connects to GND net (from schematic) Pin 2 connects to $24N3528 net (from schematic) R69 has a value of 0Ω (jumper) and is marked PLACE (from schematic) $24N3528 connects to VR-VGFX-VSN through R169 (10Ω) (from schematic) R201 (100Ω) also connects GND to $24N3528, creating a parallel path (from schematic) R201 is also marked PLACE, indicating both resistors should be installed (from schematic) Having both R69 (0Ω) and R201 (100Ω) populated simultaneously creates an incorrect configuration (reasoning) The 0Ω jumper shorts out the 100Ω resistor, making R201 ineffective (reasoning) For proper differential remote sensing, either local sensing (R201 populated, R69 DNI) or remote sensing (R69 populated, R201 DNI) should be selected, not both (reasoning) This is the same type of issue as in the VSP path where R68 shorts R202 (reasoning) With both R68 and R69 populated, the configuration creates an imbalanced differential pair with VSP at ~0Ω and VSN at 10Ω (reasoning) Both pins are affected by the same fundamental issue of creating an improper parallel configuration (reasoning)

C104 - 2221-0004 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3528	✅	C104 would provide filtering on the negative sense line if installed, but is marked DNI (Do Not Install).
2	2	VR-VGFX-VSN	✅	C104 would provide filtering on the negative sense line if installed, but is marked DNI (Do Not Install).

C61 - 2221-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VR-VGFX-VSP	✅	C61 would provide differential filtering between VSP and VSN if installed, but is marked DNI (Do Not Install).
2	2	VR-VGFX-VSN	✅	C61 would provide differential filtering between VSP and VSN if installed, but is marked DNI (Do Not Install).

R203 - 1120-0351 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3542	✅	Connected to FREQ pin of U26 to set switching frequency to 650kHz.
2	2	AGND-VGFX	✅	Connected to AGND-VGFX, providing the ground reference for frequency setting.

R228 - 1130-0234 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3593	✅	Connected to BST pin of U26, part of the bootstrap circuit for the high-side gate driver.
2	2	$24N3596	✅	Connected through C186 to SW1, completing the bootstrap circuit.

C186 - 2222-0008 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$24N3596	✅	Connected to BST through R228, forming the high side of the bootstrap capacitor.
2	2	$24N3595	✅	Connected to SW1, forming the low side of the bootstrap capacitor referenced to the switch node.

R66 - 1121-0001 ✅

DRCY found no issues in this component 🎉

ℹ️ DRCY didn't use a Datasheet for this component.

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	Pin 1 connects to the main power ground net GND.
2	2	AGND-VGFX	✅	Pin 2 connects to the analog ground net AGND-VGFX.

U41 - RT8207 ❌

DRCY flagged 1 potential issues in this component.

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
12	TON	$25N1081	❌	TON pin is connected to +5VSB through R816 (464K) for on-time setting, but the schematic text note specifies Rton=806K for 285kHz switching frequency. The actual 464K resistor value results in approximately 504kHz switching frequency, which is a significant discrepancy from the design intent. Pin 12 (TON) is connected to net $25N1081 (from schematic) R816 (464K resistor) connects from +5VSB to net $25N1081 (from schematic) C378 (0.1uF capacitor to GND) is connected to $25N1081 but marked DNI (Do Not Install) (from schematic) A text note on the schematic states 'Rton=806K , F=285KHz' (from schematic) With RTON = 464K, VIN = 5V, and VVDDQ = 1.35V, the calculated switching frequency is f = (5 - 0.5) / (5 × 3.85p × 464K) ≈ 504 kHz (reasoning) With RTON = 806K and VIN = 5V, the calculated switching frequency is f = (5 - 0.5) / (5 × 3.85p × 806K) ≈ 290 kHz, which matches the design note target of 285 kHz (reasoning) There is a discrepancy between the specified design intent (806K for 285 kHz) and the actual resistor value (464K resulting in 504 kHz) (reasoning) The resistor value should be corrected to approximately 806K to achieve the target 285 kHz switching frequency, or the text note should be updated if 504 kHz is the intended frequency (reasoning)
1	VTTGND	GND	✅	VTTGND is correctly connected to GND as the power ground for the VTT LDO output.
2	VTTSNS	+VDIMM_VTT	✅	VTTSNS is correctly connected to +VDIMM_VTT for remote voltage sensing of the VTT output.
3	GND	GND	✅	GND is correctly connected to the GND net as the analog ground.
4	MODE	GND	✅	MODE is connected to GND. This pin is not documented in the RT8207P datasheet, suggesting it is specific to the QFN24M_HS package variant used in the schematic.
5	VTTREF	$25N769	✅	VTTREF is connected to a 0.22uF bypass capacitor (C342) to GND. The datasheet recommends 33nF, but the larger value should provide better filtering and stable operation.
6	DEM	$25N1291	✅	DEM is connected to a 10K pull-up resistor to +5VSB. This pin is not documented in the RT8207P datasheet, suggesting it is specific to the QFN24M_HS package variant.
8	VDDQ	+VDIMM	✅	VDDQ is correctly connected to the +VDIMM output rail for reference input and feedback.
9	FB	$25N987	✅	FB is connected to a resistive voltage divider (R814=8.06K, R815=10K) with a 22pF compensation capacitor (C382), setting the VDDQ output to approximately 1.35V for DDR3L operation.
10	S3	EN_VTT	✅	S3 is correctly connected to EN_VTT signal through a 0-ohm resistor (R302) from SLP_S3_L for sleep state control.
11	S5	EN_VDDQ	✅	S5 is correctly connected to EN_VDDQ signal through a 0-ohm resistor (R300) from SLP_S4_L for sleep state control.
13	PGOOD	DRAM_PWROK	✅	PGOOD is correctly connected to DRAM_PWROK signal through a 0-ohm resistor (R293) from DRAM_S4_PWROK for power good indication.
14	VDD	$25N1195	✅	VDD is connected to +5VSB through a 2.2-ohm filter resistor (R813) with a 1uF bypass capacitor (C380). The datasheet recommends 5.1 ohms, but the smaller value is acceptable and provides less voltage drop.
15	VDDP	+5VSB	✅	VDDP is correctly connected to +5VSB as the gate driver supply voltage.
16	CS	$25N1238	✅	CS is connected to a 3.83K resistor (R817) to VDD for current limit threshold setting. The actual current limit depends on the MOSFET RDS(ON) and cannot be fully verified without the MOSFET datasheet.
18	PGND	GND	✅	PGND is correctly connected to GND as the power ground for the low-side MOSFET.
19	LGATE	$25N901	✅	LGATE is correctly connected to the low-side MOSFET gate (Q102 pin 8) for gate drive.
20	PHASE	DDR_PHASE	✅	PHASE is correctly connected to the switch node (Q102 pin 9) and inductor (L11) for current sensing and power delivery.
21	UGATE	$25N897	✅	UGATE is correctly connected to the high-side MOSFET gate (Q102 pin 1) for gate drive.
22	BOOT	$25N771	✅	BOOT is connected to the bootstrap capacitor (C309=0.1uF) through a 4.7-ohm series resistor (R298). The datasheet recommends 1uF, but the smaller value with series resistor may be intentional to slow MOSFET turn-on and reduce shoot-through.
23	VLDOIN	+VDIMM	✅	VLDOIN is correctly connected to +VDIMM for tracking discharge mode, allowing the VTT LDO to discharge VDDQ during shutdown.
24	VTT	+VDIMM_VTT	✅	VTT is correctly connected to +VDIMM_VTT as the VTT LDO power output with appropriate output capacitors.
25	GND_PAD	GND	✅	GND_PAD is correctly connected to GND for thermal dissipation through the exposed pad.

Q102 - FDMS3604S ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	Q1G	$25N897	✅	Gate drive for control MOSFET Q1, correctly connected to UGATE output from controller U41.
2	VIN_A	DDR3L_VIN	✅	Drain pins of control MOSFET Q1, correctly connected to input voltage rail DDR3L_VIN derived from +5VSB through ferrite beads.
3	VIN_B	DDR3L_VIN	✅	Drain pins of control MOSFET Q1, correctly connected to input voltage rail DDR3L_VIN derived from +5VSB through ferrite beads.
4	VIN_C	DDR3L_VIN	✅	Drain pins of control MOSFET Q1, correctly connected to input voltage rail DDR3L_VIN derived from +5VSB through ferrite beads.
5	PGND_A	GND	✅	Source pins of synchronous MOSFET Q2, correctly connected to ground for buck converter operation.
6	PGND_B	GND	✅	Source pins of synchronous MOSFET Q2, correctly connected to ground for buck converter operation.
7	PGND_C	GND	✅	Source pins of synchronous MOSFET Q2, correctly connected to ground for buck converter operation.
8	Q2G	$25N901	✅	Gate drive for synchronous MOSFET Q2, correctly connected to LGATE output from controller U41.
9	PHASE	DDR_PHASE	✅	Switch node (PHASE) correctly connected to output inductor L11 and controller feedback, with bootstrap capacitor C309 connected through series resistor R298.

L11 - IND_1uH_11A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DDR_PHASE	✅	Pin 1 connects to the DDR_PHASE switching node, which is the output of the power stage MOSFETs (Q102) and the PHASE pin of the controller (U41). This is the input side of the output filter inductor in the buck converter topology.
2	2	+VDIMM	✅	Pin 2 connects to the +VDIMM output voltage rail, which powers the DDR memory. This is the output side of the filter inductor and connects to multiple output capacitors and the feedback sense points of the controller.

L5 - FERRITE_120OHM_3A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Pin 1 connects to the +5VSB input power rail, serving as the input side of the ferrite bead filter.
2	2	DDR3L_VIN	✅	Pin 2 connects to the DDR3L_VIN net, providing filtered power to the DDR voltage regulator circuit.

L6 - FERRITE_120OHM_3A_0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Pin 1 connects to the +5VSB input power rail, serving as the input side of the ferrite bead filter in parallel with L5.
2	2	DDR3L_VIN	✅	Pin 2 connects to the DDR3L_VIN net, providing filtered power to the DDR voltage regulator circuit in parallel with L5.

R815 - 1120-0011 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$25N987	✅	Connected to the feedback network node $25N987, forming the lower resistor of the feedback divider.
2	2	GND	✅	Connected to GND, completing the feedback divider network to ground.

R814 - 1120-0187 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VDIMM	✅	Connected to +VDIMM output rail as the upper resistor of the feedback divider network.
2	2	$25N987	✅	Connected to the feedback network node $25N987, which connects to U41 pin 9 (FB) along with R815 and C382.

C382 - 2220-0047 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VDIMM	✅	Connected to +VDIMM output rail, providing AC feedback path for loop compensation.
2	2	$25N987	✅	Connected to the feedback node $25N987 (U41 pin 9 FB), providing AC coupling for loop stability.

R816 ❌

DRCY flagged 1 potential issues in this component.

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
2	2	$25N1081	❌	Pin 2 connects to U41 pin 12 (TON) and sets the switching frequency of the RT8207 controller. However, the resistor value is 464K, which would produce a switching frequency of approximately 504 kHz, not the 285 kHz specified in the schematic text note that calls for Rton=806K. Pin 2 is connected to net $25N1081, which connects to U41 pin 12 (TON) (from schematic) R816 has a value of 464K ohms per the COMPVALUE attribute (from schematic) The schematic text note at the left side of the page states 'Rton=806K , F=285KHz' (from schematic) The schematic provides the frequency formula: F = (Vin - 0.5) / (3.85p * Vin * Rton) (from schematic) Using the formula with Vin=5V and Rton=464K: F = (5-0.5)/(3.85e-12 * 5 * 464000) = 4.5/8.932e-6 ≈ 504 kHz (reasoning) Using the formula with Vin=5V and Rton=806K: F = (5-0.5)/(3.85e-12 * 5 * 806000) = 4.5/1.55155e-5 ≈ 290 kHz, which matches the stated 285 kHz target (reasoning) The actual switching frequency with R816=464K would be approximately 504 kHz, which is 77% higher than the stated design target of 285 kHz (reasoning) C378, a 0.1uF capacitor also connected to net $25N1081, is marked DNI and therefore electrically absent (from schematic) No other components are connected to the TON net that would affect the frequency calculation (reasoning) The circuit as configured does not meet the stated design constraint of 285 kHz switching frequency (reasoning) Recommendation: Either change R816 to 806K (or nearest standard value like 806K or 825K) to achieve the stated 285 kHz frequency, or verify that 504 kHz operation is acceptable and update the schematic text note accordingly (reasoning)
1	1	+5VSB	✅	Pin 1 connects to +5VSB, providing the reference voltage for the TON timing resistor calculation. This connection is correct.

R817 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$25N1195	✅	Pin 1 connects to net $25N1195, which is the VDD supply pin (pin 14) of U41 (RT8207M). VDD is supplied from +5VSB through R813 (2.2 ohm) and bypassed by C380 (1uF) to GND.
2	2	$25N1238	✅	Pin 2 connects to net $25N1238, which is the CS (current sense) pin (pin 16) of U41 (RT8207M). R817 (3.83K) between VDD and CS sets the overcurrent protection threshold for the VDDQ output.

C309 - 0.1uF 10% 25V 0402 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	DDR_PHASE	✅	Connected to the PHASE node (DDR_PHASE), which is the switching node of the buck converter. This is the correct connection for the bootstrap capacitor.
2	2	DDR_BST	✅	Connected to intermediate node DDR_BST, which connects through R298 to the BOOT pin. This forms the bootstrap capacitor between BOOT and PHASE.

R298 - 4.7 ohm 1% 1/4W 0603 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	$25N771	✅	Connected to the BOOT pin of U41 (RT8207) via net $25N771. This is the bootstrap supply node for the high-side gate driver.
2	2	DDR_BST	✅	Connected to intermediate node DDR_BST, which connects to the bootstrap capacitor C309. This forms the series path from BOOT to the bootstrap capacitor.

R24 - 110-0002560 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8S	✅	R24 is the upper feedback resistor (R1) in the voltage divider network, connecting the output voltage (+V1P8S) to the feedback pin (+V1P8S_FB) of U21. The 12.1K value, combined with R25, sets the output voltage to approximately 1.8V.
2	2	+V1P8S_FB	✅	R24 is the upper feedback resistor (R1) in the voltage divider network, connecting the output voltage (+V1P8S) to the feedback pin (+V1P8S_FB) of U21. The 12.1K value, combined with R25, sets the output voltage to approximately 1.8V.

R25 - 110-0004490 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	GND	✅	R25 is the lower feedback resistor (R2) in the voltage divider network, connecting the feedback pin (+V1P8S_FB) to ground. The 9.53K value, combined with R24, sets the output voltage to approximately 1.8V.
2	2	+V1P8S_FB	✅	R25 is the lower feedback resistor (R2) in the voltage divider network, connecting the feedback pin (+V1P8S_FB) to ground. The 9.53K value, combined with R24, sets the output voltage to approximately 1.8V.

R22 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	1P8V_EN	✅	R22 is a zero-ohm jumper resistor that directly connects the enable signal from 1P8V_EN to +V1P8S_EN for U21. This provides design flexibility for potential circuit modifications while maintaining a direct connection.
2	2	+V1P8S_EN	✅	R22 is a zero-ohm jumper resistor that directly connects the enable signal from 1P8V_EN to +V1P8S_EN for U21. This provides design flexibility for potential circuit modifications while maintaining a direct connection.

R23 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8S	✅	R23 is a 4.7K pull-up resistor connecting the power good signal (+V1P8S_PGD) from U21 to the output voltage (+V1P8S). This is required for the open-drain power good output of the APL5933 LDO.
2	2	+V1P8S_PGD	✅	R23 is a 4.7K pull-up resistor connecting the power good signal (+V1P8S_PGD) from U21 to the output voltage (+V1P8S). This is required for the open-drain power good output of the APL5933 LDO.

U21 - 140-0004526 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	PGOOD	+V1P8S_PGD	✅	PGOOD pin is connected to +V1P8S_PGD net with a 4.7K pull-up resistor (R23) to the output voltage. This is a power good output signal indicating when the regulator output is within regulation.
2	EN	+V1P8S_EN	✅	EN pin is connected to +V1P8S_EN net through R22 (0 ohm) from 1P8V_EN signal. A text note indicates the enable threshold is > 1.1V.
3	VIN	+PS_3VSB	✅	VIN pin is connected to +PS_3VSB supply rail, providing the input voltage for the regulator.
4	VDD	+PS_3VSB	✅	VDD pin is connected to +PS_3VSB supply rail, same as VIN. This is typical for LDO regulators where VDD provides power to internal control circuitry.
5	NC		✅	NC pin has no connection, which is correct for a no-connect pin.
6	VOUT	+V1P8S	✅	VOUT pin is connected to +V1P8S output rail with appropriate decoupling capacitors. The output voltage is set to approximately 1.8V by the feedback network.
7	ADJ	+V1P8S_FB	✅	ADJ pin is connected to the feedback network formed by R24 (12.1K) and R25 (9.53K), which sets the output voltage to approximately 1.8V using the formula Vout = 0.8(1 + R1/R2).
8	GND1	GND	✅	GND1 and GND2 pins are both connected to the GND net, providing the ground reference for the regulator.
9	GND2	GND	✅	GND1 and GND2 pins are both connected to the GND net, providing the ground reference for the regulator.

U38 - APL5912KAC-TRGS-X ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	GND	GND	✅	GND pin correctly connected to ground plane.
2	FB	FB_V1P0S	✅	FB pin correctly connected to feedback divider network that sets output voltage to approximately 1.025V.
3	VOUT-2	+V1P0S	✅	VOUT pins correctly connected to +V1P0S output rail with appropriate output capacitance. However, the design operates at 98% of maximum current rating (4.9A/5A), providing minimal design margin.
4	VOUT-1	+V1P0S	✅	VOUT pins correctly connected to +V1P0S output rail with appropriate output capacitance. However, the design operates at 98% of maximum current rating (4.9A/5A), providing minimal design margin.
5	VIN-2	+VDIMM	✅	VIN pins correctly connected to +VDIMM input rail with appropriate input capacitance.
9	VIN-1	+VDIMM	✅	VIN pins correctly connected to +VDIMM input rail with appropriate input capacitance.
6	VCNTL	VCNTL_V1P0S	✅	VCNTL pin connected through 10 ohm resistor to +VCC with 1uF capacitor to ground. The 10 ohm value is unusual and should be verified against datasheet.
7	POK	V1P0S_PG	✅	POK pin correctly connected to power good signal with 10K pullup resistor.
8	EN	1P0V_EN	✅	EN pin correctly connected to enable signal for power sequencing.

R35 - 110-0004494 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P0A_FB	✅	R35 (23.7K) is the lower resistor in the feedback divider, correctly connected between the ADJ pin (pin 1) and GND (pin 2). This value produces the correct 1.0V output voltage.
2	2	GND	✅	R35 (23.7K) is the lower resistor in the feedback divider, correctly connected between the ADJ pin (pin 1) and GND (pin 2). This value produces the correct 1.0V output voltage.

R32 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	R32 (4.7K) is a pull-up resistor correctly connected between +5VSB (pin 1) and the enable pin (pin 2). This creates a power sequencing dependency where the 1.0V rail only enables when the 5V standby rail is present.
2	2	+V1P0A_ENABLE	✅	R32 (4.7K) is a pull-up resistor correctly connected between +5VSB (pin 1) and the enable pin (pin 2). This creates a power sequencing dependency where the 1.0V rail only enables when the 5V standby rail is present.

R33 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+PS_3VSB	✅	R33 (4.7K) is a pull-up resistor correctly connected between +PS_3VSB (pin 1) and the power good output (pin 2). This provides the necessary pull-up for the open-drain PGOOD output.
2	2	+V1P0A_PWRGD	✅	R33 (4.7K) is a pull-up resistor correctly connected between +PS_3VSB (pin 1) and the power good output (pin 2). This provides the necessary pull-up for the open-drain PGOOD output.

R34 - 110-0003781 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P0A_FB	✅	R34 (6.04K) is the upper resistor in the feedback divider, correctly connected between the ADJ pin (pin 1) and VOUT (pin 2). This value produces the correct 1.0V output voltage.
2	2	+V1P0A	✅	R34 (6.04K) is the upper resistor in the feedback divider, correctly connected between the ADJ pin (pin 1) and VOUT (pin 2). This value produces the correct 1.0V output voltage.

U24 - APL5933 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	PGOOD	+V1P0A_PWRGD	✅	PGOOD output is correctly connected to +V1P0A_PWRGD with pull-up resistor R33 to +PS_3VSB. The signal is ANDed with SLP_S3_L and PSGOOD via diode D11 and used to enable the 1.8V analog rail via R151.
2	EN	+V1P0A_ENABLE	✅	EN input is correctly connected to +V1P0A_ENABLE with pull-up resistor R32 to +5VSB and bypass capacitor C20 to GND. The enable threshold is specified as >1.1V, which is met by the 5V pull-up.
3	VIN	+PS_3VSB	✅	VIN input is correctly connected to +PS_3VSB (3.3V standby rail) with appropriate decoupling capacitors nearby.
4	VDD	+PS_3VSB	✅	VDD input is correctly connected to +PS_3VSB, same as VIN. This is typical for LDOs where VDD powers internal logic circuitry.
5	NC		✅	NC pin has no connection, which is correct for a no-connect pin.
6	VOUT	+V1P0A	✅	VOUT is correctly connected to +V1P0A (1.0V output rail) with appropriate output capacitors C22 (0.1uF) and C21 (22uF) for stability and load transient response.
7	ADJ	+V1P0A_FB	✅	ADJ feedback pin is correctly connected to the feedback divider network formed by R34 (6.04K to VOUT) and R35 (23.7K to GND), which sets the output voltage to 1.004V per the formula Vout=0.8(1+R1/R2).
8	GND1	GND	✅	GND1 and GND2 are both correctly connected to the GND net, providing proper grounding for the LDO.
9	GND2	GND	✅	GND1 and GND2 are both correctly connected to the GND net, providing proper grounding for the LDO.

R153 - 110-0002726 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8A_FB	✅	R153 serves as the lower resistor (R2) in the feedback divider network, correctly setting the output voltage to approximately 1.8V.
2	2	GND	✅	R153 serves as the lower resistor (R2) in the feedback divider network, correctly setting the output voltage to approximately 1.8V.

R150 - 110-0002560 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P8A_FB	✅	R150 serves as the upper resistor (R1) in the feedback divider network, correctly setting the output voltage to approximately 1.8V.
2	2	+V1P8A	✅	R150 serves as the upper resistor (R1) in the feedback divider network, correctly setting the output voltage to approximately 1.8V.

R151 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P0A_PWRGD	✅	R151 is a 0-ohm resistor that implements power sequencing by connecting the power good signal from U24 to the enable input of U20.
2	2	+V1P8A_EN	✅	R151 is a 0-ohm resistor that implements power sequencing by connecting the power good signal from U24 to the enable input of U20.

U20 - 140-0004677 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	VIN1	+PS_3VSB	✅	VIN1 is correctly connected to the +PS_3VSB input supply. This pin provides power to the regulator.
2	GND	GND	✅	GND pin is correctly connected to the ground net.
3	EN	+V1P8A_EN	✅	EN pin is correctly connected to +V1P8A_EN, which implements power sequencing by enabling U20 after U24's output is stable.
4	VOUT	+V1P8A	✅	VOUT pin is correctly connected to +V1P8A output net with proper decoupling.
5	SENSE/ADJ	+V1P8A_FB	✅	SENSE/ADJ pin is correctly connected to the feedback divider network (R150 and R153) to set the output voltage to approximately 1.8V.
6	VIN2	+PS_3VSB	✅	VIN2 is correctly connected to the +PS_3VSB input supply, matching VIN1 as required by the datasheet.
7	GND_PAD	GND	✅	GND_PAD (exposed pad) is correctly connected to the ground net for thermal dissipation.

Q5 - RXR035N03 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
D	DRAIN	+VDIMM	✅	Drain is correctly connected to +VDIMM input voltage rail. This provides the source voltage for the +V1P35S output through the MOSFET switch.
G	GATE	1P35V_EN	✅	Gate is correctly connected to enable signal 1P35V_EN through gate resistor R134 (1kΩ). However, there is a design margin concern: the gate drive voltage may be insufficient to meet the schematic requirement 'VGS should > 2V' if the +VCC rail is 3.3V or lower.
S	SOURCE	+V1P35S	✅	Source is correctly connected to +V1P35S output rail. This is the correct configuration for a high-side N-channel MOSFET switch.

R134 - 110-0001923 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	V1P0S_PG	✅	Gate drive resistor correctly connected between power-good signal V1P0S_PG (pin 1) and MOSFET gate enable signal 1P35V_EN (pin 2). The 1kΩ value provides appropriate gate current limiting and slew rate control for the power sequencing application.
2	2	1P35V_EN	✅	Gate drive resistor correctly connected between power-good signal V1P0S_PG (pin 1) and MOSFET gate enable signal 1P35V_EN (pin 2). The 1kΩ value provides appropriate gate current limiting and slew rate control for the power sequencing application.

R120 - 110-0001875 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P35S	✅	Sense resistor correctly connected between output voltage +V1P35S (pin 1) and power-good feedback signal 1P35V_PWG (pin 2). The 10kΩ value provides appropriate base current limiting for Q3 while minimally loading the output rail.
2	2	1P35V_PWG	✅	Sense resistor correctly connected between output voltage +V1P35S (pin 1) and power-good feedback signal 1P35V_PWG (pin 2). The 10kΩ value provides appropriate base current limiting for Q3 while minimally loading the output rail.

R60 - 110-0001957 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+PS_3VSB	✅	Pull-up resistor connecting +PS_3VSB to PSPUP, correctly sized at 20K for the circuit.
2	2	PSPUP	✅	Pull-up resistor connecting +PS_3VSB to PSPUP, correctly sized at 20K for the circuit.

R61 - 110-0001957 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCC3	✅	Pull-up resistor connecting +VCC3 to SYS_PWRGD, correctly sized at 20K for the circuit.
2	2	SYS_PWRGD	✅	Pull-up resistor connecting +VCC3 to SYS_PWRGD, correctly sized at 20K for the circuit.

R206 - 110-0001951 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	PSGOOD	✅	Pull-up and RC delay resistor connecting PSGOOD to +V1P8S, correctly sized at 200K to create >100ms delay with C44.
2	2	+V1P8S	✅	Pull-up and RC delay resistor connecting PSGOOD to +V1P8S, correctly sized at 200K to create >100ms delay with C44.

R125 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCC	✅	Pull-up resistor connecting +VCC to 1P8V_EN, correctly sized at 4.7K for the circuit.
2	2	1P8V_EN	✅	Pull-up resistor connecting +VCC to 1P8V_EN, correctly sized at 4.7K for the circuit.

R126 - 110-0002058 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+5VSB	✅	Pull-up resistor connecting +5VSB to 1P5V_EN_B, correctly sized at 4.7K for the circuit.
2	2	1P5V_EN_B	✅	Pull-up resistor connecting +5VSB to 1P5V_EN_B, correctly sized at 4.7K for the circuit.

Q3 - 132-0004425 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	E1	GND	✅	Emitter of first NPN transistor correctly connected to ground.
2	B1	1P35V_PWG	✅	Base of first NPN transistor correctly connected to 1P35V_PWG power good signal for sequencing control.
3	C2	1P8V_EN	✅	Collector of second NPN transistor correctly connected to 1P8V_EN output with pull-up resistor.
4	E2	GND	✅	Emitter of second NPN transistor correctly connected to ground.
5	B2	1P5V_EN_B	✅	Base of second NPN transistor correctly connected to 1P5V_EN_B signal for switching control.
6	C1	1P5V_EN_B	✅	Collector of first NPN transistor correctly connected to 1P5V_EN_B, creating an inverter stage that drives the second transistor.

Q1 - 132-0004425 ✅

DRCY found no issues in this component 🎉

📄 DRCY referred to this Datasheet for this component. 📤 Replace a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	E1	GND	✅	Emitter of first NPN transistor correctly connected to ground.
2	B1	PSGOOD	✅	Base of first NPN transistor correctly connected to PSGOOD signal for switching control.
3	C2	SYS_PWRGD	✅	Collector of second NPN transistor correctly connected to SYS_PWRGD output with pull-up resistor.
4	E2	GND	✅	Emitter of second NPN transistor correctly connected to ground.
5	B2	PSPUP	✅	Base of second NPN transistor correctly connected to PSPUP signal for switching control.
6	C1	PSPUP	✅	Collector of first NPN transistor correctly connected to PSPUP, creating an inverter stage that drives the second transistor.

D11 - 130-0004403 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+V1P0A_PWRGD	✅	Anode 1 of dual Schottky diode correctly connected to +V1P0A_PWRGD for OR gate function.
2	2	SLP_S3_L	✅	Anode 2 of dual Schottky diode correctly connected to SLP_S3_L for OR gate function.
3	3	PSGOOD	✅	Common cathode of dual Schottky diode correctly connected to PSGOOD output, implementing wired-OR logic.

FB7 - 110-0002124 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	+VCC3	✅	Pin 1 connects to the +VCC3 net, serving as one terminal of a 0-ohm jumper that links the main 3V supply to the standby supply.
2	2	+VCC3S	✅	Pin 2 connects to the +VCC3S net, serving as the other terminal of the 0-ohm jumper that supplies 43mA to the CPU standby rail.

R306 - 110-0001853 ✅

DRCY found no issues in this component 🎉

⚠️ DRCY couldn't retrieve a Datasheet for this component. 📤 Upload a datasheet

Pin Designator	Pin Name	Net	Correct?	Analysis
1	1	VCORE_GFX_PG	✅	Pin 1 connects to VCORE_GFX_PG, which is a power good signal from the graphics core voltage regulator. This signal is used to enable the 1.0V LDO regulator U38 through the 0-ohm jumper R306.
2	2	1P0V_EN	✅	Pin 2 connects to 1P0V_EN, which is the enable input for U38, a 5A LDO regulator that generates the +V1P0S rail. This creates a power sequencing dependency where the 1.0V rail is enabled only after the graphics core voltage is stable.

📤 Upload Missing Datasheets

DRCY was unable to find datasheets for the following components. You can upload datasheets to your repository to use them in future reviews.

R121, R122, R127, R128, R129, R130, R151, R192, R216, R22, R243, R261, R306, R353, R354, R48, R5, R51, R72, R73, R74, R809 (110-0001853): 📤 Upload a datasheet
R147, R50 (110-0001859): 📤 Upload a datasheet
R116, R118, R120, R123, R13, R14, R163, R164, R165, R183, R189, R190, R191, R2, R209, R210, R211, R219, R220, R221, R260, R266, R267, R268, R28, R29, R30, R319, R400, R706, R71 (110-0001875): 📤 Upload a datasheet
R134, R15, R16, R17, R186, R187, R208, R233, R234, R259, R401, R6, R7 (110-0001923): 📤 Upload a datasheet
R206, R812 (110-0001951): 📤 Upload a datasheet
R3 (110-0001954): 📤 Upload a datasheet
R60, R61 (110-0001957): 📤 Upload a datasheet
R179 (110-0001960): 📤 Upload a datasheet
R11, R12, R269, R270 (110-0001967): 📤 Upload a datasheet
R140, R327 (110-0001971): 📤 Upload a datasheet
R171, R172, R52 (110-0001984): 📤 Upload a datasheet
R819 (110-0002000): 📤 Upload a datasheet
R136 (110-0002029): 📤 Upload a datasheet
R125, R126, R144, R149, R23, R310, R32, R325, R326, R33 (110-0002058): 📤 Upload a datasheet
R21 (110-0002078): 📤 Upload a datasheet
FB7, R152, R222, R265, R275, R818 (110-0002124): 📤 Upload a datasheet
R150, R24 (110-0002560): 📤 Upload a datasheet
R153 (110-0002726): 📤 Upload a datasheet
R240, R241, R242, R258 (110-0003059): 📤 Upload a datasheet
R34 (110-0003781): 📤 Upload a datasheet
R298 (110-0004467): 📤 Upload a datasheet
R185, R77 (110-0004472): 📤 Upload a datasheet
R255 (110-0004474): 📤 Upload a datasheet
R218, R239 (110-0004476): 📤 Upload a datasheet
R212 (110-0004478): 📤 Upload a datasheet
R25 (110-0004490): 📤 Upload a datasheet
R35 (110-0004494): 📤 Upload a datasheet
R135 (110-0004498): 📤 Upload a datasheet
R832, R833, R834, R835 (1120-0003): 📤 Upload a datasheet
R837, R838, R839 (1120-0010): 📤 Upload a datasheet
R815, R820, R821, R822, R823, R824, R825, R826, R827, R828, R830, R831 (1120-0011): 📤 Upload a datasheet
R836 (1120-0018): 📤 Upload a datasheet
R320 (1120-0022): 📤 Upload a datasheet
R801, R802, R803, R804, R805, R806, R807, R808 (1120-0119): 📤 Upload a datasheet
R816 (1120-0149): 📤 Upload a datasheet
R814 (1120-0187): 📤 Upload a datasheet
R843, R844 (1120-0203): 📤 Upload a datasheet
R817 (1120-0267): 📤 Upload a datasheet
R848 (1120-0359): 📤 Upload a datasheet
R840, R841, R842 (1121-0001): 📤 Upload a datasheet
R853 (1130-0011): 📤 Upload a datasheet
C10, C11, C12, C13, C177, C178, C179, C180 (123-0001038): 📤 Upload a datasheet
C1, C155, C165, C17, C191, C192, C205, C206, C207, C208, C309, C375, C383, C5 (123-0001056): 📤 Upload a datasheet
C160, C2 (123-0001066): 📤 Upload a datasheet
C374 (123-0001076): 📤 Upload a datasheet
C252, C253 (123-0001107): 📤 Upload a datasheet
C157 (123-0001144): 📤 Upload a datasheet
C103, C91 (123-0001176): 📤 Upload a datasheet
C148 (123-0004408): 📤 Upload a datasheet
C16 (123-0004415): 📤 Upload a datasheet
C331 (123-0004462): 📤 Upload a datasheet
C76, C77, C87 (123-0005035): 📤 Upload a datasheet
L11 (125-0004454): 📤 Upload a datasheet
L3 (125-0004501): 📤 Upload a datasheet
FB3 (126-0001423): 📤 Upload a datasheet
FB4, FB5, L5, L6 (126-0004457): 📤 Upload a datasheet
D11 (130-0004403): 📤 Upload a datasheet
U38 (140-0004525): 📤 Upload a datasheet
U21, U24 (140-0004526): 📤 Upload a datasheet
Y1 (145-0004789): 📤 Upload a datasheet
X1, Y2 (145-0004792): 📤 Upload a datasheet
P1 (158-0004513): 📤 Upload a datasheet
J10 (158-0004534): 📤 Upload a datasheet
C429, C430, C431 (2220-0039): 📤 Upload a datasheet
C382 (2220-0047): 📤 Upload a datasheet
C425 (2221-0017): 📤 Upload a datasheet
C428 (2222-0014): 📤 Upload a datasheet
C400, C401, C402, C403, C404, C405, C406, C407, C408, C409, C410, C411, C412, C413, C414, C415, C416, C417, C418, C426, C427 (2222-0016): 📤 Upload a datasheet
C360, C419, C420, C421, C422, C423, C424 (2232-0012): 📤 Upload a datasheet
C161 (2267-0004): 📤 Upload a datasheet
J6, J7 (258-0002513): 📤 Upload a datasheet
USB1 (258-0004503): 📤 Upload a datasheet
J2 (258-0004524): 📤 Upload a datasheet
J1 (258-0004612): 📤 Upload a datasheet
J4 (258-0004869): 📤 Upload a datasheet
JP1 (258-0005019): 📤 Upload a datasheet
FB12 (3044-0010): 📤 Upload a datasheet
FB13 (3044-0012): 📤 Upload a datasheet
L8 (3120-0183): 📤 Upload a datasheet
L18, L4 (3120-0266): 📤 Upload a datasheet
CHOKE1, CHOKE2, CHOKE3, CHOKE4, L14, L15, L16, L17 (3142-0014): 📤 Upload a datasheet
J11 (3362-0042): 📤 Upload a datasheet
J8 (3430-0212): 📤 Upload a datasheet
BH1 (353-0003073): 📤 Upload a datasheet
FL1 (3750-0010): 📤 Upload a datasheet
SW1 (3770-0026): 📤 Upload a datasheet
TH1, TH2, TH3, TH4 (3880-0004): 📤 Upload a datasheet
U26 (4148-0141): 📤 Upload a datasheet
U5, U6 (4327-0009): 📤 Upload a datasheet
D1, D2 (4560-0045): 📤 Upload a datasheet
D13 (4620-0026): 📤 Upload a datasheet
TP11, TP12 (999-0000002): 📤 Upload a datasheet
TP1, TP17, TP18, TP2 (999-0000003): 📤 Upload a datasheet
SP1, SP2, SP3, SP4 (999-0000005): 📤 Upload a datasheet
D3, D4, D6 (BAT54A-S): 📤 Upload a datasheet
D10, D5, D8 (BAT754C): 📤 Upload a datasheet
Q2, Q9 (BAV99-7-F-S-X): 📤 Upload a datasheet
L1, L2 (BKP2125HS221-T): 📤 Upload a datasheet
U33 (M24C02-WMN6TP-X): 📤 Upload a datasheet
U25 (NCP81109GMNTXG): 📤 Upload a datasheet
U35 (NCT3012S-X): 📤 Upload a datasheet
U18 (NTB0104GU12): 📤 Upload a datasheet
U4, U7 (NTS0102GT): 📤 Upload a datasheet
U10, U14, U15, U16, U17, U19 (NTS0104GU12): 📤 Upload a datasheet
P2 (SCHA5B0200): 📤 Upload a datasheet
U29 (TPD4USB30): 📤 Upload a datasheet
U42 (WGI210AT): 📤 Upload a datasheet

_{^{Note: DRCY uses AI. Please verify the outputs.}}

# DRCY Connections Checker Review DRCY reviewed the connections in the 25 page(s) that changed in this DR. From these pages, DRCY selected 396 component(s) to review, and found 13 potential issue(s) in 18 component(s). DRCY has posted comments on the schematic for each potential issue. For more details on the components reviewed and their connections, click on the dropdown below. <details> <summary>Component Details</summary> DRCY selected and reviewed all connections from the following components of the schematic: <details> <summary>CPU1 - INTEL_ATOM_E3825_SOC ❌</summary> DRCY flagged 2 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | BC1 | VGA_DDCCLK | CRT_CLK | ❌ | <details><summary>VGA_DDCCLK and VGA_DDCDATA are DDC (I2C) pins for VGA monitor communication. Each is connected through a 150 ohm resistor to ground. This configuration is incorrect for I2C signaling, which requires pull-up resistors (typically 1K-10K ohms to the I2C voltage rail), not pull-down resistors to ground.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="55.34,40.37,62.84,47.87" aspect-ratio="1.29" } <ul><li>Pin BC1 is VGA_DDCCLK (DDC clock) (from schematic)</li><li>Pin BC2 is VGA_DDCDATA (DDC data) (from schematic)</li><li>Pin BC1 connects to net CRT_CLK which connects to R39 pin 1, a 150 ohm resistor (from schematic)</li><li>Pin BC2 connects to net CRT_DAT which connects to R38 pin 1, a 150 ohm resistor (from schematic)</li><li>R39 and R38 both have pin 2 connected to GND (from schematic)</li><li>DDC (Display Data Channel) is an I2C-based interface for monitor communication (reasoning)</li><li>I2C uses open-drain signaling which requires pull-up resistors to function properly (reasoning)</li><li>Pull-up resistors for I2C are typically in the 1K-10K ohm range connected to the I2C voltage rail (reasoning)</li><li>A 150 ohm resistor to ground creates a very low impedance path that will prevent proper I2C signaling (reasoning)</li><li>The open-drain drivers cannot pull the line high against a 150 ohm pull-down to ground (reasoning)</li><li>These are not proper termination resistors, as I2C termination (when needed) uses series resistors in the signal path, not shunt resistors to ground (reasoning)</li><li>The resistors should be changed to pull-ups (connected to the appropriate I2C voltage rail) or removed if external pull-ups are present elsewhere (reasoning)</li></ul></details> | | BC2 | VGA_DDCDATA | CRT_DAT | ❌ | <details><summary>VGA_DDCCLK and VGA_DDCDATA are DDC (I2C) pins for VGA monitor communication. Each is connected through a 150 ohm resistor to ground. This configuration is incorrect for I2C signaling, which requires pull-up resistors (typically 1K-10K ohms to the I2C voltage rail), not pull-down resistors to ground.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="55.34,40.96,62.84,48.46" aspect-ratio="1.29" } <ul><li>Pin BC1 is VGA_DDCCLK (DDC clock) (from schematic)</li><li>Pin BC2 is VGA_DDCDATA (DDC data) (from schematic)</li><li>Pin BC1 connects to net CRT_CLK which connects to R39 pin 1, a 150 ohm resistor (from schematic)</li><li>Pin BC2 connects to net CRT_DAT which connects to R38 pin 1, a 150 ohm resistor (from schematic)</li><li>R39 and R38 both have pin 2 connected to GND (from schematic)</li><li>DDC (Display Data Channel) is an I2C-based interface for monitor communication (reasoning)</li><li>I2C uses open-drain signaling which requires pull-up resistors to function properly (reasoning)</li><li>Pull-up resistors for I2C are typically in the 1K-10K ohm range connected to the I2C voltage rail (reasoning)</li><li>A 150 ohm resistor to ground creates a very low impedance path that will prevent proper I2C signaling (reasoning)</li><li>The open-drain drivers cannot pull the line high against a 150 ohm pull-down to ground (reasoning)</li><li>These are not proper termination resistors, as I2C termination (when needed) uses series resistors in the signal path, not shunt resistors to ground (reasoning)</li><li>The resistors should be changed to pull-ups (connected to the appropriate I2C voltage rail) or removed if external pull-ups are present elsewhere (reasoning)</li></ul></details> | | AK12 | DDI0_RCOMP_P | DDI_RCOMP_N | ❌ | <details><summary>DDI0_RCOMP pins are swapped. Pin AK13 (with overline notation indicating negative) connects to net DDI_RCOMP_P, while pin AK12 (labeled DDI0_RCOMP_P for positive) connects to net DDI_RCOMP_N. The 402 ohm resistor value is correct per datasheet requirements, but the net assignments are reversed relative to the pin definitions.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="38.07,31.55,45.57,39.05" aspect-ratio="1.29" } <ul><li>Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative side of the differential compensation pair (from schematic)</li><li>Pin AK12 is named DDI0_RCOMP_P indicating the positive side of the differential compensation pair (from schematic)</li><li>Pin AK13 connects to net DDI_RCOMP_P in the schematic (from schematic)</li><li>Pin AK12 connects to net DDI_RCOMP_N in the schematic (from schematic)</li><li>R217 is a 402 ohm, 1%, 1/4W resistor connected between nets DDI_RCOMP_P and DDI_RCOMP_N (from schematic)</li><li>The datasheet specifies an external precision resistor of 402Ω ±1% required between DDI_RCOMP_P and DDI_RCOMP_N for pre-driver slew rate compensation (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf">140-0004628</a>)</li><li>The resistor value and tolerance match the datasheet requirement (reasoning)</li><li>Unicode combining overlines in pin names indicate active-low signals or the negative side of differential pairs (reasoning)</li><li>The net assignments are swapped: pin AK13 (negative) should connect to DDI_RCOMP_N, and pin AK12 (positive) should connect to DDI_RCOMP_P (reasoning)</li><li>While a resistor is non-polarized and will function electrically, the schematic documentation is incorrect with nets mislabeled relative to pin definitions (reasoning)</li><li>This violates the principle of matching pin names to net names and could cause confusion or issues if there is any asymmetry in the compensation circuit (reasoning)</li></ul></details> | | AK13 | ~DDI0_RCOMP | DDI_RCOMP_P | ❌ | <details><summary>DDI0_RCOMP pins are swapped. Pin AK13 (with overline notation indicating negative) connects to net DDI_RCOMP_P, while pin AK12 (labeled DDI0_RCOMP_P for positive) connects to net DDI_RCOMP_N. The 402 ohm resistor value is correct per datasheet requirements, but the net assignments are reversed relative to the pin definitions.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="38.07,30.96,45.57,38.46" aspect-ratio="1.29" } <ul><li>Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative side of the differential compensation pair (from schematic)</li><li>Pin AK12 is named DDI0_RCOMP_P indicating the positive side of the differential compensation pair (from schematic)</li><li>Pin AK13 connects to net DDI_RCOMP_P in the schematic (from schematic)</li><li>Pin AK12 connects to net DDI_RCOMP_N in the schematic (from schematic)</li><li>R217 is a 402 ohm, 1%, 1/4W resistor connected between nets DDI_RCOMP_P and DDI_RCOMP_N (from schematic)</li><li>The datasheet specifies an external precision resistor of 402Ω ±1% required between DDI_RCOMP_P and DDI_RCOMP_N for pre-driver slew rate compensation (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf">140-0004628</a>)</li><li>The resistor value and tolerance match the datasheet requirement (reasoning)</li><li>Unicode combining overlines in pin names indicate active-low signals or the negative side of differential pairs (reasoning)</li><li>The net assignments are swapped: pin AK13 (negative) should connect to DDI_RCOMP_N, and pin AK12 (positive) should connect to DDI_RCOMP_P (reasoning)</li><li>While a resistor is non-polarized and will function electrically, the schematic documentation is incorrect with nets mislabeled relative to pin definitions (reasoning)</li><li>This violates the principle of matching pin names to net names and could cause confusion or issues if there is any asymmetry in the compensation circuit (reasoning)</li></ul></details> | | A29 | RESERVED_A29 | GPIO_NC13 | ✅ | RESERVED_A29/GPIO_NC13 is pulled down to GND through a 10K resistor (R102). This provides a defined logic low state for this unused GPIO pin. | | B26 | DDI0_BKLTCTL | | ✅ | DDI0_BKLTCTL and DDI0_VDDEN are backlight control and VDD enable pins for display interface 0. These pins have no net connections shown in the schematic. | | B28 | DDI0_VDDEN | | ✅ | DDI0_BKLTCTL and DDI0_VDDEN are backlight control and VDD enable pins for display interface 0. These pins have no net connections shown in the schematic. | | B30 | GPIO_S0_NC12 | $3N566 | ✅ | GPIO_S0_NC12 connects to a DNI test point (TP15), leaving the pin effectively floating. An unused GPIO should have a defined state through a pull-up or pull-down resistor. | | C26 | DDI0_DDCDATA | HDMI_DDCDAT | ✅ | DDI0_DDCDATA and DDI0_DDCCLK are connected to HDMI DDC signals for monitor communication. DDI0_BKLTEN has no connection, which is correct for HDMI (backlight enable is only for embedded panels). | | C27 | DDI0_BKLTEN | | ✅ | DDI0_DDCDATA and DDI0_DDCCLK are connected to HDMI DDC signals for monitor communication. DDI0_BKLTEN has no connection, which is correct for HDMI (backlight enable is only for embedded panels). | | C28 | DDI0_DDCCLK | HDMI_DDCCLK | ✅ | DDI0_DDCDATA and DDI0_DDCCLK are connected to HDMI DDC signals for monitor communication. DDI0_BKLTEN has no connection, which is correct for HDMI (backlight enable is only for embedded panels). | | C29 | RESERVED_C29 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | C30 | RESERVED_C30 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | D27 | DDI0_HPD | HDMI_HPD_B | ✅ | DDI0_HPD connects to HDMI_HPD_B, which is the inverted output from U39. The hot plug detect signal is being inverted by a Schmitt trigger inverter. | | D28 | RESERVED_D28 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | D32 | RESERVED_D32 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | D34 | RESERVED_D34 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | F28 | RESERVED_F28 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | F32 | RESERVED_F32 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | F34 | RESERVED_F34 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | G30 | DDI1_DDCCLK | GND | ✅ | DDI1_DDCCLK is tied to GND, indicating DDI1 interface is disabled. | | J28 | RESERVED_J28 | | ✅ | J28 and J34 are RESERVED pins with no connections. J30 is DDI1_BKLTEN (backlight enable) with no connection, consistent with DDI1 being disabled. | | J30 | DDI1_BKLTEN | | ✅ | J28 and J34 are RESERVED pins with no connections. J30 is DDI1_BKLTEN (backlight enable) with no connection, consistent with DDI1 being disabled. | | J34 | RESERVED_J34 | | ✅ | J28 and J34 are RESERVED pins with no connections. J30 is DDI1_BKLTEN (backlight enable) with no connection, consistent with DDI1 being disabled. | | K28 | RESERVED_K28 | | ✅ | K28 and K34 are RESERVED pins with no connections. K30 is DDI1_HPD (hot plug detect) directly connected to GND, consistent with DDI1 being disabled. | | K30 | DDI1_HPD | GND | ✅ | K28 and K34 are RESERVED pins with no connections. K30 is DDI1_HPD (hot plug detect) directly connected to GND, consistent with DDI1 being disabled. | | K34 | RESERVED_K34 | | ✅ | K28 and K34 are RESERVED pins with no connections. K30 is DDI1_HPD (hot plug detect) directly connected to GND, consistent with DDI1 being disabled. | | M30 | DDI1_BKLTCTL | | ✅ | M30 is DDI1_BKLTCTL (backlight control) and M32 is RESERVED, both with no net connections. This is consistent with DDI1 being disabled. | | M32 | RESERVED_M32 | | ✅ | M30 is DDI1_BKLTCTL (backlight control) and M32 is RESERVED, both with no net connections. This is consistent with DDI1 being disabled. | | N30 | DDI1_VDDEN | | ✅ | N30 is DDI1_VDDEN (VDD enable) and N32 is RESERVED, both with no net connections. This is consistent with DDI1 being disabled. | | N32 | RESERVED_N32 | | ✅ | N30 is DDI1_VDDEN (VDD enable) and N32 is RESERVED, both with no net connections. This is consistent with DDI1 being disabled. | | P14 | RESERVED_P14 | MCSI_RCOMP | ✅ | RESERVED_P14/MCSI_RCOMP is connected to GND through a 150 ohm resistor (R213) for MIPI CSI compensation. | | P30 | DDI1_DDCDATA | DDI1_DDCDAT | ✅ | DDI1_DDCDATA has a 2.2K ohm pull-down to GND. This is part of disabling the DDI1 interface. | | R1 | RESERVED_R1 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | R3 | RESERVED_R3 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T10 | RESERVED_T10 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T12 | RESERVED_T12 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T13 | RESERVED_T13 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T14 | RESERVED_T14 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T2 | RESERVED_T2 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T3 | RESERVED_T3 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T4 | RESERVED_T4 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T6 | RESERVED_T6 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T7 | RESERVED_T7 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | T9 | RESERVED_T9 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | V10 | RESERVED_V10 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | V13 | RESERVED_V13 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | V14 | RESERVED_V14 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | V2 | RESERVED_V2 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | V3 | RESERVED_V3 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | V4 | RESERVED_V4 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | V6 | RESERVED_V6 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | V9 | RESERVED_V9 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | W1 | RESERVED_W1 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | W3 | RESERVED_W3 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | Y12 | RESERVED_Y12 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | Y13 | RESERVED_Y13 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | Y2 | RESERVED_Y2 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | Y3 | RESERVED_Y3 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | Y4 | RESERVED_Y4 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | Y6 | RESERVED_Y6 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | BA1 | VGA_GREEN | | ✅ | VGA_GREEN and VGA_RED are analog video output pins with no net connections shown in the schematic. | | BA3 | VGA_RED | | ✅ | VGA_GREEN and VGA_RED are analog video output pins with no net connections shown in the schematic. | | AB12 | RESERVED_AB12 | | ✅ | These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines. | | AB13 | RESERVED_AB13 | | ✅ | These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines. | | AB14 | RESERVED_AB14 | | ✅ | These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines. | | AB2 | RESERVED_AB2 | | ✅ | These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines. | | AB3 | RESERVED_AB3 | | ✅ | These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines. | | AB7 | RESERVED_AB7 | | ✅ | These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines. | | AB9 | RESERVED_AB9 | | ✅ | These RESERVED pins have no net connections shown in the schematic. Reserved pins are typically left unconnected per Intel's design guidelines. | | AC1 | DDI1_TXN_3 | | ✅ | DDI1_TXN_3 and DDI1_TXP_3 are differential transmit pins for display interface 1, lane 3. These pins have no net connections, consistent with DDI1 being disabled. | | AC3 | DDI1_TXP_3 | | ✅ | DDI1_TXN_3 and DDI1_TXP_3 are differential transmit pins for display interface 1, lane 3. These pins have no net connections, consistent with DDI1 being disabled. | | AD2 | DDI1_TXN_2 | | ✅ | DDI1_TXN_2 and DDI1_TXP_2 are differential transmit pins for display interface 1, lane 2. These pins have no net connections, consistent with DDI1 being disabled. | | AD3 | DDI1_TXP_2 | | ✅ | DDI1_TXN_2 and DDI1_TXP_2 are differential transmit pins for display interface 1, lane 2. These pins have no net connections, consistent with DDI1 being disabled. | | AD4 | RESERVED_AD4 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | AD6 | RESERVED_AD6 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | BD2 | VGA_HSYNC | | ✅ | VGA_HSYNC and VGA_VSYNC are horizontal and vertical sync outputs for VGA. These pins have no net connections shown in the schematic. | | BF2 | VGA_VSYNC | | ✅ | VGA_HSYNC and VGA_VSYNC are horizontal and vertical sync outputs for VGA. These pins have no net connections shown in the schematic. | | AF13 | RESERVED_AF13 | | ✅ | AF13 and AF14 are RESERVED pins. AF2 and AF3 are DDI1 differential transmit pins (lane 1). All have no connections, consistent with DDI1 being disabled. | | AF14 | RESERVED_AF14 | | ✅ | AF13 and AF14 are RESERVED pins. AF2 and AF3 are DDI1 differential transmit pins (lane 1). All have no connections, consistent with DDI1 being disabled. | | AF2 | DDI1_TXN_1 | | ✅ | AF13 and AF14 are RESERVED pins. AF2 and AF3 are DDI1 differential transmit pins (lane 1). All have no connections, consistent with DDI1 being disabled. | | AF3 | DDI1_TXP_1 | | ✅ | AF13 and AF14 are RESERVED pins. AF2 and AF3 are DDI1 differential transmit pins (lane 1). All have no connections, consistent with DDI1 being disabled. | | AG1 | DDI1_TXN_0 | | ✅ | DDI1_TXN_0 and DDI1_TXP_0 are differential transmit pins for display interface 1, lane 0. These pins have no net connections, consistent with DDI1 being disabled. | | AG3 | DDI1_TXP_0 | | ✅ | DDI1_TXN_0 and DDI1_TXP_0 are differential transmit pins for display interface 1, lane 0. These pins have no net connections, consistent with DDI1 being disabled. | | AH2 | RESERVED_VSS3 | $3N554 | ✅ | RESERVED_VSS3 is connected to GND through a 0 ohm resistor (R43). | | AH3 | RESERVED_VSS2 | $3N552 | ✅ | RESERVED_VSS2 is connected to GND through a 0 ohm resistor (R46). | | AH13 | RESERVED_AH13 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | AH14 | RESERVED_AH14 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | AK2 | DDI1_AUXN | | ✅ | DDI1_AUXN and DDI1_AUXP are auxiliary channel pins for display interface 1. These pins have no net connections, consistent with DDI1 being disabled. | | AK3 | DDI1_AUXP | | ✅ | DDI1_AUXN and DDI1_AUXP are auxiliary channel pins for display interface 1. These pins have no net connections, consistent with DDI1 being disabled. | | AL1 | DDI0_AUXN | | ✅ | DDI0_AUXN and DDI0_AUXP are auxiliary channel pins for display interface 0 (HDMI). These pins have no net connections shown in the schematic. | | AL3 | DDI0_AUXP | | ✅ | DDI0_AUXN and DDI0_AUXP are auxiliary channel pins for display interface 0 (HDMI). These pins have no net connections shown in the schematic. | | AM2 | RESERVED_VSS1 | $3N589 | ✅ | RESERVED_VSS1 is connected to GND through a 0 ohm resistor (R41). | | AM3 | RESERVED_VSS0 | $3N579 | ✅ | RESERVED_VSS0 is connected to GND through a 0 ohm resistor (R42). | | AM13 | RESERVED_AM13 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | AM14 | RESERVED_AM14 | | ✅ | These RESERVED pins have no net connections shown in the schematic. | | AP2 | DDI0_TXN_3 | HDMI_CLK_DN | ✅ | DDI0_TXN_3 and DDI0_TXP_3 are the differential clock pair for HDMI output, connected to HDMI_CLK_DN and HDMI_CLK_DP nets respectively. This is correct for HDMI clock transmission. | | AP3 | DDI0_TXP_3 | HDMI_CLK_DP | ✅ | DDI0_TXN_3 and DDI0_TXP_3 are the differential clock pair for HDMI output, connected to HDMI_CLK_DN and HDMI_CLK_DP nets respectively. This is correct for HDMI clock transmission. | | AR1 | DDI0_TXN_2 | HDMI_TX0_DN | ✅ | DDI0_TXN_2 and DDI0_TXP_2 are differential data lane 2 for HDMI output, connected to HDMI_TX0_DN and HDMI_TX0_DP nets respectively. This is correct for HDMI data transmission. | | AR3 | DDI0_TXP_2 | HDMI_TX0_DP | ✅ | DDI0_TXN_2 and DDI0_TXP_2 are differential data lane 2 for HDMI output, connected to HDMI_TX0_DN and HDMI_TX0_DP nets respectively. This is correct for HDMI data transmission. | | AT2 | DDI0_TXP_1 | HDMI_TX1_DP | ✅ | DDI0_TXN_1 and DDI0_TXP_1 are differential data lane 1 for HDMI output, connected to HDMI_TX1_DN and HDMI_TX1_DP nets respectively. This is correct for HDMI data transmission. | | AT3 | DDI0_TXN_1 | HDMI_TX1_DN | ✅ | DDI0_TXN_1 and DDI0_TXP_1 are differential data lane 1 for HDMI output, connected to HDMI_TX1_DN and HDMI_TX1_DP nets respectively. This is correct for HDMI data transmission. | | AV2 | DDI0_TXN_0 | HDMI_TX2_DN | ✅ | DDI0_TXN_0 and DDI0_TXP_0 are differential data lane 0 for HDMI output, connected to HDMI_TX2_DN and HDMI_TX2_DP nets respectively. This is correct for HDMI data transmission. | | AV3 | DDI0_TXP_0 | HDMI_TX2_DP | ✅ | DDI0_TXN_0 and DDI0_TXP_0 are differential data lane 0 for HDMI output, connected to HDMI_TX2_DN and HDMI_TX2_DP nets respectively. This is correct for HDMI data transmission. | | AW1 | VGA_IREF | $3N548 | ✅ | VGA_IREF is connected to GND through a 357 ohm resistor (R40) to set the VGA DAC reference current. | | AY2 | VGA_BLUE | | ✅ | VGA_BLUE is an analog video output pin with no net connection shown. VGA_IRTN is the current return pin correctly connected to GND. | | AY3 | VGA_IRTN | GND | ✅ | VGA_IRTN is correctly connected to GND as the return path for VGA DAC current. | </details> <details> <summary>U39 - SN74LVC1G14DCKR ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/lit/ds/symlink/sn74lvc1g14.pdf?ts=1753365169590&ref_url=https%25253A%25252F%25252Fwww.ti.com%25252Fproduct%25252FSN74LVC1G14) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/SN74LVC1G14DCKR) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | NC | | ✅ | NC (No Connect) pin has no net connection, which is acceptable per the datasheet as this pin has no internal connection. | | 2 | A | HDMI_HPD | ✅ | Input pin A is correctly connected to HDMI_HPD signal for Schmitt-trigger conditioning and inversion. | | 3 | GND | GND | ✅ | GND pin is correctly connected to the ground net. | | 4 | Y | HDMI_HPD_B | ✅ | Output pin Y is correctly connected to HDMI_HPD_B, providing the inverted and conditioned HPD signal to CPU1 pin D27. | | 5 | VCC | +V1P8S | ✅ | VCC pin is correctly connected to +V1P8S (1.8V) power rail with bypass capacitor C375 nearby, which is within the acceptable 1.65V to 5.5V range. | </details> <details> <summary>R38 - 150 ohm 1% 1/16W 0402 ❌</summary> DRCY flagged 1 potential issues in this component. ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | CRT_DAT | ❌ | <details><summary>150Ω resistor incorrectly configured as a pull-down on the VGA DDC data line (CRT_DAT). Pin 1 connects to CRT_DAT (VGA_DDCDATA from CPU1 pin BC2) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="68.52,40.96,76.02,48.46" aspect-ratio="1.29" } <ul><li>Pin 1 is connected to net CRT_DAT (from schematic)</li><li>Pin 2 is connected to GND (from schematic)</li><li>Net CRT_DAT connects to CPU1 pin BC2 (VGA_DDCDATA) (from schematic)</li><li>This creates a 150Ω pull-down resistor configuration from the DDC data line to ground (reasoning)</li><li>VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning)</li><li>I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning)</li><li>Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning)</li><li>Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning)</li><li>The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning)</li><li>R38 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning)</li><li>The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)</li></ul></details> | | 2 | 2 | GND | ❌ | <details><summary>150Ω resistor incorrectly configured as a pull-down on the VGA DDC data line (CRT_DAT). Pin 1 connects to CRT_DAT (VGA_DDCDATA from CPU1 pin BC2) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="69.43,40.96,76.93,48.46" aspect-ratio="1.29" } <ul><li>Pin 1 is connected to net CRT_DAT (from schematic)</li><li>Pin 2 is connected to GND (from schematic)</li><li>Net CRT_DAT connects to CPU1 pin BC2 (VGA_DDCDATA) (from schematic)</li><li>This creates a 150Ω pull-down resistor configuration from the DDC data line to ground (reasoning)</li><li>VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning)</li><li>I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning)</li><li>Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning)</li><li>Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning)</li><li>The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning)</li><li>R38 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning)</li><li>The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)</li></ul></details> | </details> <details> <summary>R39 - 150 ohm 1% 1/16W 0402 ❌</summary> DRCY flagged 1 potential issues in this component. ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | CRT_CLK | ❌ | <details><summary>150Ω resistor incorrectly configured as a pull-down on the VGA DDC clock line (CRT_CLK). Pin 1 connects to CRT_CLK (VGA_DDCCLK from CPU1 pin BC1) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="68.52,39.19,76.02,46.69" aspect-ratio="1.29" } <ul><li>Pin 1 is connected to net CRT_CLK (from schematic)</li><li>Pin 2 is connected to GND (from schematic)</li><li>Net CRT_CLK connects to CPU1 pin BC1 (VGA_DDCCLK) (from schematic)</li><li>This creates a 150Ω pull-down resistor configuration from the DDC clock line to ground (reasoning)</li><li>VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning)</li><li>I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning)</li><li>Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning)</li><li>Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning)</li><li>The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning)</li><li>R39 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning)</li><li>The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)</li></ul></details> | | 2 | 2 | GND | ❌ | <details><summary>150Ω resistor incorrectly configured as a pull-down on the VGA DDC clock line (CRT_CLK). Pin 1 connects to CRT_CLK (VGA_DDCCLK from CPU1 pin BC1) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="69.43,39.19,76.93,46.69" aspect-ratio="1.29" } <ul><li>Pin 1 is connected to net CRT_CLK (from schematic)</li><li>Pin 2 is connected to GND (from schematic)</li><li>Net CRT_CLK connects to CPU1 pin BC1 (VGA_DDCCLK) (from schematic)</li><li>This creates a 150Ω pull-down resistor configuration from the DDC clock line to ground (reasoning)</li><li>VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning)</li><li>I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning)</li><li>Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning)</li><li>Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning)</li><li>The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning)</li><li>R39 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning)</li><li>The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)</li></ul></details> | </details> <details> <summary>R40 - 357R resistor ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $3N548 | ✅ | 357Ω reference resistor for VGA DAC current setting. Pin 1 connects to VGA_IREF (CPU1 pin AW1) and pin 2 connects to GND. This configuration is correct per the datasheet requirements for setting the VGA DAC reference current. | | 2 | 2 | GND | ✅ | 357Ω reference resistor for VGA DAC current setting. Pin 1 connects to VGA_IREF (CPU1 pin AW1) and pin 2 connects to GND. This configuration is correct per the datasheet requirements for setting the VGA DAC reference current. | </details> <details> <summary>R213 - 150 ohm 1% 1/16W 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | MCSI_RCOMP | ✅ | R213 is correctly connected as a 150Ω compensation resistor between MCSI_RCOMP and ground for MIPI Camera Serial Interface. | | 2 | 2 | GND | ✅ | R213 is correctly connected as a 150Ω compensation resistor between MCSI_RCOMP and ground for MIPI Camera Serial Interface. | </details> <details> <summary>R217 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDI_RCOMP_N | ✅ | 402Ω compensation resistor correctly placed between DDI_RCOMP pins, though the net names are swapped relative to the CPU pin functions. The resistor value and tolerance (1%) match datasheet requirements. | | 2 | 2 | DDI_RCOMP_P | ✅ | 402Ω compensation resistor correctly placed between DDI_RCOMP pins, though the net names are swapped relative to the CPU pin functions. The resistor value and tolerance (1%) match datasheet requirements. | </details> <details> <summary>R102 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND to provide the ground reference for the pull-down resistor. | | 2 | 2 | GPIO_NC13 | ✅ | Connected to GPIO_NC13 (CPU1 pin A29) to pull down the unused GPIO. | </details> <details> <summary>CPU1 - INTEL_ATOM_E3825_SOC ❌</summary> DRCY flagged 1 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | BC24 | SD3_CD# | SD3_CD# | ❌ | <details><summary>SD3_CD# (card detect) and SD3_WP (write protect) are incorrectly shorted together via R354 (0Ω). These signals serve fundamentally different purposes and must remain independent for proper SD card interface operation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="be0367a8ed73ec923161" diff-visibility="full" variant="default" view-coords="48.52,48.60,56.02,56.10" aspect-ratio="1.29" } <ul><li>Pin BC24 (SD3_CD#) connects to net SD3_CD# (from schematic)</li><li>Pin BD5 (SD3_WP_BD5) connects to net SD3_WP (from schematic)</li><li>R354 (0Ω resistor, part 110-0001853) connects SD3_WP to SD3_CD#, electrically shorting these two signals together (from schematic)</li><li>R354 has PLACE attribute set (not DNI), indicating it is intended to be populated (from schematic)</li><li>A schematic note states 'Bay Trail-I Different---> Pin BD5', suggesting pin BD5 may have special characteristics in this processor variant (from schematic)</li><li>SD3_CD# is the SD card 3 card detect input (active low), which indicates whether a card is physically inserted in the slot (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf">140-0004628</a>)</li><li>SD3_WP is the SD card 3 write protect input, which indicates whether the card's write protect switch is engaged (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf">140-0004628</a>)</li><li>Card detect and write protect are separate mechanical switches on SD card connectors that serve distinct purposes: card detect indicates card presence, while write protect indicates whether the card should be read-only (reasoning)</li><li>Shorting these signals together prevents the system from distinguishing between card insertion status and write protection status, as both signals will always have the same state (reasoning)</li><li>With this connection, whenever a card is detected (SD3_CD# pulled low by card insertion), the write protect signal is also pulled low, incorrectly indicating the card is write-protected regardless of the actual write protect switch position (reasoning)</li><li>The processor provides separate pins for these functions, indicating they are designed to operate independently (reasoning)</li><li>If write protect functionality is not needed, the correct approach would be to pull SD3_WP to the appropriate logic level (typically high to indicate 'not write protected') or leave it unconnected, not tie it to the card detect signal (reasoning)</li><li>The 'Bay Trail-I Different' note may indicate special handling requirements for pin BD5 in this processor variant, but this does not justify shorting functionally independent signals together (reasoning)</li><li>R354 should be removed (DNI) and the SD3_WP signal should either be pulled high (if write protect is not used) or connected to the actual write protect switch on the SD card connector (if write protect functionality is desired) (reasoning)</li></ul></details> | | BD5 | SD3_WP_BD5 | SD3_WP | ❌ | <details><summary>SD3_CD# (card detect) and SD3_WP (write protect) are incorrectly shorted together via R354 (0Ω). These signals serve fundamentally different purposes and must remain independent for proper SD card interface operation.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="be0367a8ed73ec923161" diff-visibility="full" variant="default" view-coords="62.15,35.08,69.65,42.58" aspect-ratio="1.29" } <ul><li>Pin BC24 (SD3_CD#) connects to net SD3_CD# (from schematic)</li><li>Pin BD5 (SD3_WP_BD5) connects to net SD3_WP (from schematic)</li><li>R354 (0Ω resistor, part 110-0001853) connects SD3_WP to SD3_CD#, electrically shorting these two signals together (from schematic)</li><li>R354 has PLACE attribute set (not DNI), indicating it is intended to be populated (from schematic)</li><li>A schematic note states 'Bay Trail-I Different---> Pin BD5', suggesting pin BD5 may have special characteristics in this processor variant (from schematic)</li><li>SD3_CD# is the SD card 3 card detect input (active low), which indicates whether a card is physically inserted in the slot (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf">140-0004628</a>)</li><li>SD3_WP is the SD card 3 write protect input, which indicates whether the card's write protect switch is engaged (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf">140-0004628</a>)</li><li>Card detect and write protect are separate mechanical switches on SD card connectors that serve distinct purposes: card detect indicates card presence, while write protect indicates whether the card should be read-only (reasoning)</li><li>Shorting these signals together prevents the system from distinguishing between card insertion status and write protection status, as both signals will always have the same state (reasoning)</li><li>With this connection, whenever a card is detected (SD3_CD# pulled low by card insertion), the write protect signal is also pulled low, incorrectly indicating the card is write-protected regardless of the actual write protect switch position (reasoning)</li><li>The processor provides separate pins for these functions, indicating they are designed to operate independently (reasoning)</li><li>If write protect functionality is not needed, the correct approach would be to pull SD3_WP to the appropriate logic level (typically high to indicate 'not write protected') or leave it unconnected, not tie it to the card detect signal (reasoning)</li><li>The 'Bay Trail-I Different' note may indicate special handling requirements for pin BD5 in this processor variant, but this does not justify shorting functionally independent signals together (reasoning)</li><li>R354 should be removed (DNI) and the SD3_WP signal should either be pulled high (if write protect is not used) or connected to the actual write protect switch on the SD card connector (if write protect functionality is desired) (reasoning)</li></ul></details> | | C24 | ~PROCHOT | VR_HOT_L | ✅ | PROCHOT# is connected through R255 (73.2Ω) pull-up to +V1P0S. The unusually low resistance value may be intentional for fast response or current limiting. | | BA12 | SATA_GP0 | SATA_GP0 | ✅ | SATA_GP0 is connected through R220 (10kΩ) pull-down to GND for SATA general purpose signal 0. | | BA16 | SATA_RXN_1 | SATA1_RXN | ✅ | SATA_RXN_1 is connected through AC coupling capacitor C177 (0.01µF) to the mSATA interface, which is required for SATA signaling. | | BA26 | SD3_D3 | SD3_D3 | ✅ | SD3_D3 and LPE_I2S2_FRM are connected to their respective nets for SD card 3 data and I2S frame sync signals. | | BA30 | LPE_I2S2_FRM | LPE_I2S_FRM | ✅ | SD3_D3 and LPE_I2S2_FRM are connected to their respective nets for SD card 3 data and I2S frame sync signals. | | BB5 | RESERVED_VSS6 | RESERVED_VSS6 | ✅ | RESERVED_VSS6 is connected through R72 (0Ω) to GND, which is correct for reserved ground pins. | | BB7 | RESERVED_VSS7 | RESERVED_VSS7 | ✅ | RESERVED_VSS7 is connected through R192 (0Ω) to GND, which is correct for reserved ground pins. | | BB10 | RESERVED_VSS4 | ICLK_SATA_TERMP | ✅ | RESERVED_VSS4 is connected through R73 (0Ω) to GND, which is correct for reserved ground pins. | | BC10 | RESERVED_VSS5 | ICLK_SATA_TERMN | ✅ | RESERVED_VSS5 is connected through R74 (0Ω) to GND, which is correct for reserved ground pins. | | BC30 | LPE_I2S2_DATAOUT | LPE_I2S_DATOUT | ✅ | LPE_I2S2_DATAOUT is connected through R259 (1kΩ) to GPIO_S5_10_UNLOCK and has an optional DNI pull-down R260 (10kΩ) to GND. | | BD7 | ~PCIE_CLKREQ_1 | CLKREQ1_B | ✅ | PCIe clock request signals (CLKREQ0-3, active low) are connected with 10kΩ pull-ups to +V1P8S, which is correct for these active-low open-drain signals. | | BE3 | ~PCIE_CLKREQ_3 | mPCIe_CLKREQ3_B | ✅ | PCIe clock request signals (CLKREQ0-3, active low) are connected with 10kΩ pull-ups to +V1P8S, which is correct for these active-low open-drain signals. | | BG3 | ~PCIE_CLKREQ_0 | CLKREQ0_B | ✅ | PCIe clock request signals (CLKREQ0-3, active low) are connected with 10kΩ pull-ups to +V1P8S, which is correct for these active-low open-drain signals. | | BG5 | ~PCIE_CLKREQ_2 | LAN_CLKREQ2_B | ✅ | PCIe clock request signals (CLKREQ0-3, active low) are connected with 10kΩ pull-ups to +V1P8S, which is correct for these active-low open-drain signals. | | BD10 | SATA_TXP1 | SATA1_TXP | ✅ | SATA_TXP1 is connected through AC coupling capacitor C179 (0.01µF) to the mSATA interface, which is required for SATA signaling. | | BD22 | ~SD3_PWREN | /SD3+PWREN | ✅ | SD3_PWREN (active low) is connected to test point TP11 (DNI) for SD card 3 power enable signal. | | BD26 | SD3_D1 | SD3_D1 | ✅ | SD3_D1 and LPE_I2S2_DATAIN are connected to their respective nets for SD card 3 data and I2S data input signals. | | BD28 | LPE_I2S2_DATAIN | LPE_I2S_DATIN | ✅ | SD3_D1 and LPE_I2S2_DATAIN are connected to their respective nets for SD card 3 data and I2S data input signals. | | BF6 | SATA_TXP_0 | SATA0_TXP | ✅ | SATA_TXP_0 and SATA_TXN_0 are connected through AC coupling capacitors C10 and C11 (0.01µF) to the SATA connector, which is required for SATA signaling. | | BG7 | SATA_TXN_0 | SATA0_TXN | ✅ | SATA_TXP_0 and SATA_TXN_0 are connected through AC coupling capacitors C10 and C11 (0.01µF) to the SATA connector, which is required for SATA signaling. | | BF10 | SATA_TXN_1 | SATA1_TXN | ✅ | SATA_TXN_1 is connected through AC coupling capacitor C180 (0.01µF) to the mSATA interface, which is required for SATA signaling. | | BF20 | HDA_LPE_RCOMP | HDA_RCOMP | ✅ | HDA_LPE_RCOMP is connected through R242 (49.9Ω) to GND for HD Audio compensation, which matches the datasheet requirement. | | BF22 | SD3_1P8EN | SD3_1P8EN | ✅ | SD3_1P8EN is connected to test point TP12 (DNI) for SD card 3 1.8V enable signal. | | BF26 | SD3_RCOMP | SD3_RCOMP | ✅ | SD3_RCOMP is connected through R258 (49.9Ω) to GND for SD card 3 compensation, which matches the datasheet requirement. | | BF28 | LPE_I2S2_CLK | LPE_I2S_CLK | ✅ | LPE_I2S2_CLK is connected to net LPE_I2S_CLK for Low Power Engine I2S clock signal. | | AK7 | RESERVED_AK7 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | AK9 | RESERVED_AK9 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | AV10 | RESERVED_AV10 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | AV9 | RESERVED_AV9 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BA18 | SD2_CLK | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BA24 | ~MMC1_RST | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BB3 | RESERVED_BB3 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BB4 | RESERVED_BB4 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BC18 | SD2_CMD | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BD18 | ~SD2_D3_CD | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BG18 | GPIO_S0_SC_15 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BG19 | HDA_SDI0 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BG20 | HDA_SDO | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BG21 | HDA_SDI1 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BG22 | ~HDA_RST | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BH18 | GPIO_S0_SC_14 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BH20 | HDA_SYNC | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | BJ21 | HDA_CLK | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | N34 | RESERVED_N34 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | P34 | RESERVED_P34 | | ✅ | These pins are not connected on the schematic. Per the datasheet, unconnected pins should be left floating unless specifically noted otherwise. | | AP4 | PCIE_TXN_3 | mPCIE_TX_N | ✅ | PCIE_TXN_3 and PCIE_TXP_3 are connected to nets mPCIE_TX_N and mPCIE_TX_P respectively for PCIe lane 3 transmit to mini-PCIe slot. | | AP6 | PCIE_TXP_3 | mPCIE_TX_P | ✅ | PCIE_TXN_3 and PCIE_TXP_3 are connected to nets mPCIE_TX_N and mPCIE_TX_P respectively for PCIe lane 3 transmit to mini-PCIe slot. | | AP7 | PCIE_RXN_3 | mPCIE_RX_N | ✅ | PCIE_RXN_3 and PCIE_RXP_3 are connected to nets mPCIE_RX_N and mPCIE_RX_P respectively for PCIe lane 3 receive from mini-PCIe slot. | | AP9 | PCIE_RXP_3 | mPCIE_RX_P | ✅ | PCIE_RXN_3 and PCIE_RXP_3 are connected to nets mPCIE_RX_N and mPCIE_RX_P respectively for PCIe lane 3 receive from mini-PCIe slot. | | AP10 | PCIE_RXN_2 | PCIE_RXN2 | ✅ | PCIE_RXN_2 and PCIE_RXP_2 are connected to nets PCIE_RXN2 and PCIE_RXP2 respectively for PCIe lane 2 receive differential pair. | | AP12 | PCIE_RXP_2 | PCIE_RXP2 | ✅ | PCIE_RXN_2 and PCIE_RXP_2 are connected to nets PCIE_RXN2 and PCIE_RXP2 respectively for PCIe lane 2 receive differential pair. | | AP13 | PCIE_RCOMP_N_AP13_AP13 | PCIE_RCOMP_N | ✅ | PCIE_RCOMP_N and PCIE_RCOMP_P are connected via R218 (402Ω ±1%) for PCIe compensation, which matches the datasheet requirement. | | AP14 | PCIE_RCOMP_P_AP14_AP14 | PCIE_RCOMP_P | ✅ | PCIE_RCOMP_N and PCIE_RCOMP_P are connected via R218 (402Ω ±1%) for PCIe compensation, which matches the datasheet requirement. | | AT6 | PCIE_TXN_2 | PCIE_TXN2 | ✅ | PCIE_TXN_2 and PCIE_TXP_2 are connected to nets PCIE_TXN2 and PCIE_TXP2 respectively for PCIe lane 2 transmit differential pair. | | AT7 | PCIE_TXP_2 | PCIE_TXP2 | ✅ | PCIE_TXN_2 and PCIE_TXP_2 are connected to nets PCIE_TXN2 and PCIE_TXP2 respectively for PCIe lane 2 transmit differential pair. | | AT9 | PCIE_RXN_1 | | ✅ | PCIE_RXN_1 and PCIE_RXP_1 are not connected, indicating PCIe lane 1 is not used in this design. | | AT10 | PCIE_RXP_1 | | ✅ | PCIE_RXN_1 and PCIE_RXP_1 are not connected, indicating PCIe lane 1 is not used in this design. | | AT13 | PCIE_RXN_0 | | ✅ | PCIE_RXN_0 and PCIE_RXP_0 are not connected, indicating PCIe lane 0 is not used in this design. | | AT14 | PCIE_RXP_0 | | ✅ | PCIE_RXN_0 and PCIE_RXP_0 are not connected, indicating PCIe lane 0 is not used in this design. | | AT18 | SATA_RCOMP_N_AT18 | SATA_RCOMP_N | ✅ | SATA_RCOMP_N and SATA_RCOMP_P are connected via R239 (402Ω ±1%) for SATA compensation, which matches the datasheet requirement. | | AU18 | SATA_RCOMP_P_AU18 | SATA_RCOMP_P | ✅ | SATA_RCOMP_N and SATA_RCOMP_P are connected via R239 (402Ω ±1%) for SATA compensation, which matches the datasheet requirement. | | AT20 | MMC1_D3 | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AT22 | MMC1_CLK | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AT26 | MMC1_D6 | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AT28 | SD3_D0 | SD3_D0 | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AU20 | MMC1_D7 | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AU22 | MMC1_D1 | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AU26 | MMC1_D5 | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AV20 | MMC1_D0 | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AV22 | MMC1_D2 | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AV26 | MMC1_CMD | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AY24 | MMC1_D4 | | ✅ | MMC1 interface pins (CLK, CMD, D0-D7) are not connected, indicating the eMMC interface is not used in this design. | | AU16 | SATA_RXP_0 | SATA0_RXP | ✅ | SATA_RXP_0 is connected through AC coupling capacitor C13 (0.01µF) to the SATA connector, which is required for SATA signaling. | | AU28 | SD3_D2 | SD3_D2 | ✅ | SD3_D2 is connected to net SD3_D2 for SD card 3 data bit 2. | | AV4 | PCIE_TXN_1 | | ✅ | PCIE_TXN_1 and PCIE_TXP_1 are not connected, indicating PCIe lane 1 is not used in this design. | | AV6 | PCIE_TXP_1 | | ✅ | PCIE_TXN_1 and PCIE_TXP_1 are not connected, indicating PCIe lane 1 is not used in this design. | | AV16 | SATA_RXN_0 | SATA0_RXN | ✅ | SATA_RXN_0 is connected through AC coupling capacitor C12 (0.01µF) to the SATA connector, which is required for SATA signaling. | | AV28 | SD3_CMD | SD3_CMD | ✅ | SD3_CMD is connected to net SD3_CMD for SD card 3 command signal. | | AY6 | PCIE_TXN_0 | | ✅ | PCIE_TXN_0 and PCIE_TXP_0 are not connected, indicating PCIe lane 0 is not used in this design. | | AY7 | PCIE_TXP_0 | | ✅ | PCIE_TXN_0 and PCIE_TXP_0 are not connected, indicating PCIe lane 0 is not used in this design. | | AY12 | ~SATA_LED | SATA_LED_B | ✅ | SATA_LED# is connected through R179 (220Ω) to a jumper J6 for SATA activity LED indication. | | AY14 | SATA_GP1 | SATA_GP1 | ✅ | SATA_GP1 is connected through R221 (10kΩ) pull-down to GND for SATA general purpose signal 1. | | AY16 | SATA_RXP_1 | SATA1_RXP | ✅ | SATA_RXP_1 is connected through AC coupling capacitor C178 (0.01µF) to the mSATA interface, which is required for SATA signaling. | | AY18 | MMC1_RCOMP | MMC1_RCOMP | ✅ | MMC1_RCOMP is connected through R240 (49.9Ω) to GND for eMMC interface compensation, which matches the datasheet requirement. | | AY20 | SD2_D0 | | ✅ | SD2 interface pins (CLK, D0-D2) are not connected, indicating the SD card 2 interface is not used in this design. | | AY26 | SD3_CLK | SD3_CLK | ✅ | SD2 interface pins (CLK, D0-D2) are not connected, indicating the SD card 2 interface is not used in this design. | | BA20 | SD2_D2 | | ✅ | SD2 interface pins (CLK, D0-D2) are not connected, indicating the SD card 2 interface is not used in this design. | | BD20 | SD2_D1 | | ✅ | SD2 interface pins (CLK, D0-D2) are not connected, indicating the SD card 2 interface is not used in this design. | </details> <details> <summary>C13 - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA0_RXP_C | ✅ | AC coupling capacitor for SATA RX+ signal between connector and CPU. | | 2 | 2 | SATA0_RXP | ✅ | AC coupling capacitor for SATA RX+ signal between connector and CPU. | </details> <details> <summary>C11 - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA0_TXN_C | ✅ | AC coupling capacitor for SATA TX- signal between connector and CPU. | | 2 | 2 | SATA0_TXN | ✅ | AC coupling capacitor for SATA TX- signal between connector and CPU. | </details> <details> <summary>C12 - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA0_RXN_C | ✅ | AC coupling capacitor for SATA RX- signal between connector and CPU. | | 2 | 2 | SATA0_RXN | ✅ | AC coupling capacitor for SATA RX- signal between connector and CPU. | </details> <details> <summary>J3 - HDR_7POS_SER_GOLD_SATA_R/A ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.molex.com/pdm_docs/ps/PS-67490-001.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0003610) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground pin connected to GND net, providing signal return path for SATA interface. | | 2 | 2 | SATA0_TXP_C | ✅ | SATA transmit positive signal (TX+) from host to device, AC coupled through C10. | | 3 | 3 | SATA0_TXN_C | ✅ | SATA transmit negative signal (TX-) from host to device, AC coupled through C11. | | 4 | 4 | GND | ✅ | Ground pin connected to GND net, providing signal return path between TX and RX differential pairs. | | 5 | 5 | SATA0_RXN_C | ✅ | SATA receive negative signal (RX-) from device to host, AC coupled through C12. | | 6 | 6 | SATA0_RXP_C | ✅ | SATA receive positive signal (RX+) from device to host, AC coupled through C13. | | 7 | 7 | GND | ✅ | Ground pin connected to GND net, providing signal return path for SATA interface. | | 8 | MH1 | GND_EARTH | ✅ | Mounting hole connected to GND_EARTH for chassis grounding and EMI shielding. | | 9 | MH2 | GND_EARTH | ✅ | Mounting hole connected to GND_EARTH for chassis grounding and EMI shielding. | </details> <details> <summary>C10 - 0.01uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA0_TXP_C | ✅ | AC coupling capacitor for SATA TX+ signal between connector and CPU. | | 2 | 2 | SATA0_TXP | ✅ | AC coupling capacitor for SATA TX+ signal between connector and CPU. | </details> <details> <summary>C177 - 123-0001038 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mSATA_RX_N | ✅ | Pin 1 connects to mSATA_RX_N, the negative receive signal from an mSATA connector. This is the connector-side of the AC coupling capacitor. | | 2 | 2 | SATA1_RXN | ✅ | Pin 2 connects to SATA1_RXN, which connects to CPU1 pin BA16. This is the CPU-side of the AC coupling capacitor. | </details> <details> <summary>C178 - 123-0001038 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mSATA_RX_P | ✅ | Pin 1 connects to mSATA_RX_P, the positive receive signal from an mSATA connector. This is the connector-side of the AC coupling capacitor. | | 2 | 2 | SATA1_RXP | ✅ | Pin 2 connects to SATA1_RXP, which connects to CPU1 pin AY16. This is the CPU-side of the AC coupling capacitor. | </details> <details> <summary>C179 - 123-0001038 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mSATA_TX_P | ✅ | Pin 1 connects to mSATA_TX_P, the positive transmit signal to an mSATA connector. This is the connector-side of the AC coupling capacitor. | | 2 | 2 | SATA1_TXP | ✅ | Pin 2 connects to SATA1_TXP, which connects to CPU1 pin BD10. This is the CPU-side of the AC coupling capacitor. | </details> <details> <summary>C180 - 123-0001038 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001038) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mSATA_TX_N | ✅ | Pin 1 connects to mSATA_TX_N, the negative transmit signal to an mSATA connector. This is the connector-side of the AC coupling capacitor. | | 2 | 2 | SATA1_TXN | ✅ | Pin 2 connects to SATA1_TXN, which connects to CPU1 pin BF10. This is the CPU-side of the AC coupling capacitor. | </details> <details> <summary>R239 - 110-0004476 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004476) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA_RCOMP_N | ✅ | 402 ohm SATA RCOMP resistor correctly connected between SATA_RCOMP_P and SATA_RCOMP_N pins of the CPU for SATA interface impedance calibration. | | 2 | 2 | SATA_RCOMP_P | ✅ | 402 ohm SATA RCOMP resistor correctly connected between SATA_RCOMP_P and SATA_RCOMP_N pins of the CPU for SATA interface impedance calibration. | </details> <details> <summary>R74 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 is correctly connected to GND, serving as one terminal of a 0-ohm resistor. | | 2 | 2 | ICLK_SATA_TERMN | ✅ | Pin 2 is correctly connected to ICLK_SATA_TERMN, which connects to CPU1 pin BC10 (RESERVED_VSS5), a reserved ground pin that should be connected to GND. | </details> <details> <summary>R73 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 is correctly connected to GND, serving as one terminal of a 0-ohm resistor. | | 2 | 2 | ICLK_SATA_TERMP | ✅ | Pin 2 is correctly connected to ICLK_SATA_TERMP, which connects to CPU1 pin BB10 (RESERVED_VSS4), a reserved ground pin that should be connected to GND. | </details> <details> <summary>J6 - HDR_2POS_DUAL_TIN ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0002513) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | Connected to +V1P8S supply rail. Provides 1.8V power source for SATA LED circuit when jumper is installed. | | 2 | 2 | SATA_LED_R | ✅ | Connected to SATA_LED_R net, which connects through R179 to the CPU SATA LED output. Completes the LED enable circuit when jumpered to pin 1. | </details> <details> <summary>R179 - 110-0001960 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001960) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SATA_LED_B | ✅ | Connected to CPU SATA_LED_B signal (active low). Serves as current limiting resistor for SATA activity LED circuit. | | 2 | 2 | SATA_LED_R | ✅ | Connected to SATA_LED_R net, which connects to jumper J6. Completes the LED current path when jumper is installed. | </details> <details> <summary>R220 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 is connected to GND, providing the ground reference for the pull-down resistor on SATA_GP0. | | 2 | 2 | SATA_GP0 | ✅ | Pin 2 is connected to SATA_GP0, which connects to CPU1 pin BA12, forming a pull-down resistor configuration. | </details> <details> <summary>R221 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 is connected to GND, providing the ground reference for the pull-down resistor on SATA_GP1. | | 2 | 2 | SATA_GP1 | ✅ | Pin 2 is connected to SATA_GP1, which connects to CPU1 pin AY14, forming a pull-down resistor configuration. | </details> <details> <summary>R218 - 110-0004476 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004476) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PCIE_RCOMP_P | ✅ | R218 is a 402 ohm resistor connected between the PCIE_RCOMP_P and PCIE_RCOMP_N pins of the Intel Atom E3825 SOC, providing impedance calibration for the PCIe interface. The connection follows typical RCOMP design patterns and is consistent with the SATA RCOMP implementation on the same SOC. | | 2 | 2 | PCIE_RCOMP_N | ✅ | R218 is a 402 ohm resistor connected between the PCIE_RCOMP_P and PCIE_RCOMP_N pins of the Intel Atom E3825 SOC, providing impedance calibration for the PCIe interface. The connection follows typical RCOMP design patterns and is consistent with the SATA RCOMP implementation on the same SOC. | </details> <details> <summary>R190 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | CLKREQ1_B | ✅ | Pin 1 connects to CLKREQ1_B, which is the PCIE_CLKREQ_1 signal from the CPU. This is the pull-up connection point for the active-low PCIe clock request signal. | | 2 | 2 | +V1P8S | ✅ | Pin 2 connects to +V1P8S, providing the pull-up voltage for the CLKREQ1_B signal. This is correct for a 1.8V I/O voltage domain. | </details> <details> <summary>R71 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN_CLKREQ2_B | ✅ | Pin 1 connects to LAN_CLKREQ2_B, which is the PCIE_CLKREQ_2 signal from the CPU. This is the pull-up connection point for the active-low PCIe clock request signal used for the LAN interface. | | 2 | 2 | +V1P8S | ✅ | Pin 2 connects to +V1P8S, providing the pull-up voltage for the LAN_CLKREQ2_B signal. This is correct for a 1.8V I/O voltage domain. | </details> <details> <summary>R191 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | CLKREQ0_B | ✅ | Pin 1 connects to CLKREQ0_B, which is the PCIE_CLKREQ_0 signal from the CPU. This is the pull-up connection point for the active-low PCIe clock request signal. | | 2 | 2 | +V1P8S | ✅ | Pin 2 connects to +V1P8S, providing the pull-up voltage for the CLKREQ0_B signal. This is correct for a 1.8V I/O voltage domain. | </details> <details> <summary>R2 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | mPCIe_CLKREQ3_B | ✅ | Pin 1 connects to mPCIe_CLKREQ3_B, which is the PCIE_CLKREQ_3 signal from the CPU. This is the pull-up connection point for the active-low PCIe clock request signal used for the mini-PCIe interface. | | 2 | 2 | +V1P8S | ✅ | Pin 2 connects to +V1P8S, providing the pull-up voltage for the mPCIe_CLKREQ3_B signal. This is correct for a 1.8V I/O voltage domain. | </details> <details> <summary>R72 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | RESERVED_VSS6 | ✅ | Pin 1 connects to CPU1 pin BB5 (RESERVED_VSS6), a reserved ground pin on the Intel Atom E3825 SOC. | | 2 | 2 | GND | ✅ | Pin 2 connects to the GND net, providing the ground connection for the reserved CPU pin. | </details> <details> <summary>R192 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | RESERVED_VSS7 | ✅ | Pin 1 connects to CPU1 pin BB7 (RESERVED_VSS7), a reserved ground pin on the Intel Atom E3825 SOC. | | 2 | 2 | GND | ✅ | Pin 2 connects to the GND net, providing the ground connection for the reserved CPU pin. | </details> <details> <summary>R354 - RES_0Ohm_1%_1/10W_0402 ❌</summary> DRCY flagged 1 potential issues in this component. ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SD3_WP | ❌ | <details><summary>This 0 ohm resistor connects SD3_WP (write protect) to SD3_CD# (card detect), tying together two functionally distinct SD card interface signals. This connection is unusual and likely incorrect, as write protect and card detect should typically be independent signals.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="be0367a8ed73ec923161" diff-visibility="full" variant="default" view-coords="38.52,43.90,46.02,51.40" aspect-ratio="1.29" } <ul><li>Pin 1 is connected to net SD3_WP, which connects to CPU1 pin BD5 (SD3_WP_BD5) (from schematic)</li><li>Pin 2 is connected to net SD3_CD#, which connects to CPU1 pin BC24 (SD3_CD#) (from schematic)</li><li>R354 is a 0 ohm resistor that directly connects the write protect signal to the card detect signal (from schematic)</li><li>SD3_WP (write protect) indicates whether the SD card's write protect switch is engaged, while SD3_CD# (card detect) indicates whether a card is physically present in the slot (reasoning)</li><li>These two signals serve different functions and should typically be independent in a standard SD card interface (reasoning)</li><li>Connecting WP and CD# together means when a card is detected (CD# low), WP also goes low (indicating write protected), and when no card is present (CD# high), WP goes high (not write protected), which does not make logical sense (reasoning)</li><li>A text note on the schematic states 'Bay Trail-I Different--&gt; Pin BD5', suggesting pin BD5 may have special handling on the Bay Trail-I processor (from schematic)</li><li>The Bay Trail-I specific note about pin BD5 could indicate this connection is intentional due to processor-specific requirements, though the functional logic remains unclear (reasoning)</li><li>Without the CPU datasheet, it cannot be definitively confirmed whether this connection is required for Bay Trail-I, but standard SD card interface design would not connect these signals (reasoning)</li><li>Recommendation: Verify with the Intel Atom E3825 (Bay Trail-I) datasheet whether pin BD5 requires connection to the card detect signal, or if these signals should be separated (reasoning)</li></ul></details> | | 2 | 2 | SD3_CD# | ❌ | <details><summary>This 0 ohm resistor connects SD3_WP (write protect) to SD3_CD# (card detect), tying together two functionally distinct SD card interface signals. This connection is unusual and likely incorrect, as write protect and card detect should typically be independent signals.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="be0367a8ed73ec923161" diff-visibility="full" variant="default" view-coords="39.43,43.90,46.93,51.40" aspect-ratio="1.29" } <ul><li>Pin 1 is connected to net SD3_WP, which connects to CPU1 pin BD5 (SD3_WP_BD5) (from schematic)</li><li>Pin 2 is connected to net SD3_CD#, which connects to CPU1 pin BC24 (SD3_CD#) (from schematic)</li><li>R354 is a 0 ohm resistor that directly connects the write protect signal to the card detect signal (from schematic)</li><li>SD3_WP (write protect) indicates whether the SD card's write protect switch is engaged, while SD3_CD# (card detect) indicates whether a card is physically present in the slot (reasoning)</li><li>These two signals serve different functions and should typically be independent in a standard SD card interface (reasoning)</li><li>Connecting WP and CD# together means when a card is detected (CD# low), WP also goes low (indicating write protected), and when no card is present (CD# high), WP goes high (not write protected), which does not make logical sense (reasoning)</li><li>A text note on the schematic states 'Bay Trail-I Different--&gt; Pin BD5', suggesting pin BD5 may have special handling on the Bay Trail-I processor (from schematic)</li><li>The Bay Trail-I specific note about pin BD5 could indicate this connection is intentional due to processor-specific requirements, though the functional logic remains unclear (reasoning)</li><li>Without the CPU datasheet, it cannot be definitively confirmed whether this connection is required for Bay Trail-I, but standard SD card interface design would not connect these signals (reasoning)</li><li>Recommendation: Verify with the Intel Atom E3825 (Bay Trail-I) datasheet whether pin BD5 requires connection to the card detect signal, or if these signals should be separated (reasoning)</li></ul></details> | </details> <details> <summary>R240 - 49.9 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0003059) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing ground reference for the MMC1 RCOMP termination resistor. | | 2 | 2 | MMC1_RCOMP | ✅ | Connected to MMC1_RCOMP on CPU1 pin AY18, providing impedance compensation for the MMC1 interface. | </details> <details> <summary>R242 - 110-0003059 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0003059) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDA_RCOMP | ✅ | Pin 1 connects to HDA_RCOMP net (CPU1 pin BF20, HDA_LPE_RCOMP). This provides the compensation resistor for the High Definition Audio interface impedance calibration. | | 2 | 2 | GND | ✅ | Pin 2 connects to GND, providing the ground reference for the HDA compensation resistor. This is the correct configuration for a single-ended RCOMP pin. | </details> <details> <summary>R260 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LPE_I2S_DATOUT | ✅ | Connected to LPE_I2S_DATOUT signal from CPU. This pin would provide pull-down function if populated, but component is marked DNI. | | 2 | 2 | GND | ✅ | Connected to GND, would provide pull-down function if populated, but component is marked DNI. | </details> <details> <summary>R259 - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GPIO_S5_10_UNLOCK | ✅ | Connected to GPIO_S5_10_UNLOCK net. This pin is part of a series resistor configuration between the CPU's I2S/GPIO pin and another signal. | | 2 | 2 | LPE_I2S_DATOUT | ✅ | Connected to LPE_I2S_DATOUT signal from CPU. This pin forms a series resistor between the CPU's I2S data output and GPIO_S5_10_UNLOCK signal. | </details> <details> <summary>R268 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LPE_I2S_FRM | ✅ | Connected to LPE_I2S_FRM signal from CPU. This pin connects to the I2S frame sync signal which also functions as GPIO_S0_SC63 for hardware strapping. | | 2 | 2 | +V1P8S | ✅ | Connected to +V1P8S power rail, providing pull-up function for the I2S frame sync signal. | </details> <details> <summary>R219 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | Connected to +V1P8S to provide pull-up option for GPIO_S0_SC_56. Component is DNI (Do Not Install) by default. | | 2 | 2 | GPIO_S0_SC_56 | ✅ | Connected to GPIO_S0_SC_56, forming part of a hardware strapping configuration. Component is DNI by default. | </details> <details> <summary>R189 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND to provide pull-down option for GPIO_S0_SC_56. Component is DNI (Do Not Install) by default. | | 2 | 2 | GPIO_S0_SC_56 | ✅ | Connected to GPIO_S0_SC_56, forming part of a hardware strapping configuration. Component is DNI by default. | </details> <details> <summary>R255 - 110-0004474 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004474) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VR_HOT_L | ✅ | R255 is a 73.2 ohm pull-up resistor connecting the CPU's PROCHOT signal (VR_HOT_L) to +V1P0S (1.0V). This is likely incorrect; PROCHOT is an I/O signal that should typically be pulled up to the I/O voltage rail (+V1P8S, 1.8V) rather than the core voltage (+V1P0S, 1.0V) for proper signal integrity and compatibility with Bay Trail processor I/O specifications. | | 2 | 2 | +V1P0S | ✅ | R255 is a 73.2 ohm pull-up resistor connecting the CPU's PROCHOT signal (VR_HOT_L) to +V1P0S (1.0V). This is likely incorrect; PROCHOT is an I/O signal that should typically be pulled up to the I/O voltage rail (+V1P8S, 1.8V) rather than the core voltage (+V1P0S, 1.0V) for proper signal integrity and compatibility with Bay Trail processor I/O specifications. | </details> <details> <summary>C148 - 123-0004408 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0004408) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND_EARTH | ✅ | Pin 1 connects to GND_EARTH, which is the chassis ground from the SATA connector mounting holes. This is correct for a safety/EMI suppression capacitor. | | 2 | 2 | GND | ✅ | Pin 2 connects to GND, the main circuit ground. This is correct for a safety/EMI suppression capacitor between chassis and circuit ground. | </details> <details> <summary>CPU1 - INTEL_ATOM_E3825_SOC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A9 | ILB_RTC_X2 | BRTCX2 | ✅ | ILB_RTC_X2 connects to 32.768kHz RTC crystal with 18pF load capacitor and 10M feedback resistor. The calculated load capacitance is approximately 11pF, which is close to but slightly below the target 12.5pF noted on the schematic. | | A13 | GPIO_S5_9 | SOC_USB_HOST_EN1 | ✅ | GPIO_S5_9 connects to SOC_USB_HOST_EN1, likely used as a USB host port enable signal. | | A17 | GPIO_S5_3 | mPCIE_WAKEB | ✅ | GPIO_S5_3 connects to mPCIE_WAKEB with optional 2.2K pull-up (DNI). This GPIO can function as PMC_WAKE_PCIE[3]# per the datasheet. | | A21 | PCU_SPI_MOSI | SOC_SPI_MOSI | ✅ | PCU_SPI_MOSI connects through 0-ohm series resistor R103 to SOC_SPI_MOSI-R. This is the SPI master out slave in signal. | | A25 | SVID_DATA | SVID_DATA | ✅ | SVID_DATA connects through 16.9-ohm series resistor R101 to SVID_DATA-R. This matches Intel's requirement for approximately 20-ohm series resistance on SVID signals. | | B7 | PMC_CORE_PWROK | PMC_CORE_PWROK | ✅ | PMC_CORE_PWROK connects through 0-ohm resistor R59 to SYS_PWRGD. This signal indicates core power is stable and ready. | | B8 | ILB_RTC_EXTPAD | BVCCRTC_EXTPAD | ✅ | ILB_RTC_EXTPAD connects to 0.1uF decoupling capacitor C41 to GND. This provides filtering for the RTC external pad. | | B10 | ~PMC_RSMRST | PMC_RSMRST | ✅ | PMC_RSMRST connects with 10K pull-up to +3VSB, 100K pull-down to GND, and 10pF capacitor to GND. This RC network provides >10us delay as required by the schematic note. | | B14 | GPIO_S5_6 | BOM_OP2 | ✅ | GPIO_S5_6 connects to BOM_OP2, likely used as a board option configuration signal. | | B16 | GPIO_S5_1 | SOC_GPIO_S5_1 | ✅ | GPIO_S5_1 connects to SOC_GPIO_S5_1, a general purpose GPIO signal. | | B18 | GPIO_S5_0 | SOC_GPIO_S5_0 | ✅ | GPIO_S5_0 connects to SOC_GPIO_S5_0, a general purpose GPIO signal. | | B22 | PCU_SPI_MISO | SOC_SPI_MISO | ✅ | PCU_SPI_MISO connects through 0-ohm series resistor R36 to SOC_SPI_MISO-R. This is the SPI master in slave out signal. | | B24 | ~SVID_ALERT | SVID_ALERT | ✅ | SVID_ALERT connects through 20-ohm series resistor R100 to SVID_ALERT-R, which has 69.8-ohm pull-up to +V1P0S. This matches Intel's SVID requirements. | | C9 | ILB_RTC_X1 | BRTCX1 | ✅ | ILB_RTC_X1 connects to 32.768kHz RTC crystal with 18pF load capacitor and 10M feedback resistor. The calculated load capacitance is approximately 11pF, which is close to but slightly below the target 12.5pF noted on the schematic. | | C11 | ~ILB_RTC_TEST | ILB_RTC_TESTB | ✅ | ILB_RTC_TEST connects to net ILB_RTC_TESTB. This is the RTC test signal. | | C12 | ~ILB_RTC_RST | RTCRST_L | ✅ | ILB_RTC_RST connects with 20K pull-up to +RTCVCC and 1uF capacitor to GND. This provides proper reset timing for the RTC. | | C13 | GPIO_S5_8 | SOC_USB_HOST_EN0 | ✅ | GPIO_S5_8 connects to SOC_USB_HOST_EN0, likely used as a USB host port enable signal. | | C15 | GPIO_S5_7 | BOM_OP3 | ✅ | GPIO_S5_7 connects to BOM_OP3, likely used as a board option configuration signal. | | C16 | GPIO_S5_5 | BOM_OP1 | ✅ | GPIO_S5_5 connects to BOM_OP1, likely used as a board option configuration signal. | | C17 | GPIO_S5_4 | BOM_OP4 | ✅ | GPIO_S5_4 connects to BOM_OP4, likely used as a board option configuration signal. | | C18 | GPIO_S5_2 | SOC_GPIO_S5_2 | ✅ | GPIO_S5_2 connects to SOC_GPIO_S5_2, a general purpose GPIO signal. | | C19 | GPIO_S5_10 | GPIO_S5_10_UNLOCK | ✅ | GPIO_S5_10 connects to GPIO_S5_10_UNLOCK, likely used as a configuration or unlock signal. | | C21 | ~PCU_SPI_CS_11 | SOC_SPI_CS1B | ✅ | PCU_SPI_CS_11 connects to R235 (0 ohm, DNI), leaving this SPI chip select effectively unconnected. This is acceptable if SPI CS1 is not used in the design. | | C22 | PCU_SPI_CLK | SOC_SPI_CLK | ✅ | PCU_SPI_CLK connects through 0-ohm series resistor R98 to SOC_SPI_CLK-R with optional 10pF capacitor (DNI) to GND. This is the SPI clock signal. | | C23 | ~PCU_SPI_CS_00 | SOC_SPI_CS0B | ✅ | PCU_SPI_CS_00 connects through 0-ohm series resistor R99 to SOC_SPI_CS0B-R. This is the primary SPI chip select signal. | | C25 | SVID_CLK | SVID_CLK-R | ✅ | SVID_CLK connects to net SVID_CLK-R, providing the 25MHz Serial VID clock to the voltage regulator. | | D14 | TAP_TCK | XDP_H_TCK | ✅ | TAP_TCK connects with 51-ohm pull-down to GND. This is the JTAG clock input with appropriate termination. | | D18 | ~TAP_PRDY | XDP_H_PRDYB | ✅ | TAP_PRDY connects to XDP_H_PRDYB, providing the JTAG probe ready signal. | | D20 | PMC_ACPRESENT | PMC_ACPRESENT | ✅ | PMC_ACPRESENT connects with 2.2K pull-up to +V1P8A. This signal indicates AC power is present. | | D22 | ~PMC_SLP_S3 | PMC_SLP_S3_L | ✅ | PMC_SLP_S3 connects through level shifter U19 from 1.8V to 3.3V domain, outputting as SLP_S3_L with optional 2.2K pull-up (DNI). This is the S3 sleep state signal. | | D26 | PMC_SUSPWRDNACK | SUSPWRDNACK | ✅ | PMC_SUSPWRDNACK connects with 10K pull-up to +V1P8A and to test point TP14 (DNI). This is the suspend power down acknowledge signal. | | F12 | TAP_TDI | XDP_H_TDI | ✅ | TAP_TDI connects with 51-ohm pull-up to +V1P8A. This is the JTAG data input with appropriate termination. | | F14 | TAP_TMS | XDP_H_TMS | ✅ | TAP_TMS connects with 51-ohm pull-up to +V1P8A. This is the JTAG mode select with appropriate termination. | | F16 | ~TAP_PREQ | XDP_H_PREQB | ✅ | TAP_PREQ connects to XDP_H_PREQB, providing the JTAG probe request signal. | | F18 | ~PMC_SLP_S0IX | PMC_SLP_S0IX | ✅ | PMC_SLP_S0IX connects to test point TP10 (DNI). This is the S0ix sleep state signal. | | F20 | ~PMC_PLTRST | PMC_PLTRST_R_V1P8 | ✅ | PMC_PLTRST connects through level shifter U19 from 1.8V to 3.3V domain, outputting as PMC_PLTRST_L with optional 2.2K pull-up (DNI). This is the platform reset signal. | | F22 | ~PMC_SLP_S4 | PMC_SLP_S4_L | ✅ | PMC_SLP_S4 connects through level shifter U19 from 1.8V to 3.3V domain, outputting as SLP_S4_L with optional 2.2K pull-up (DNI). This is the S4 sleep state signal. | | F26 | ~PMC_WAKE_PCIE_0 | PMC_PCIE_WAKE_R | ✅ | PMC_WAKE_PCIE_0 connects through Schottky diode D3 to PMC_PCIE_WAKE with 2.2K pull-up to +3VSB and 1K pull-up to +V1P8A. This is the PCIe wake signal with proper OR-ing and pull-ups. | | G12 | ~TAP_TRST | XDP_H_TRSTB | ✅ | TAP_TRST connects with 51-ohm pull-down to GND. This is the JTAG reset with appropriate termination. | | G16 | TAP_TDO | XDP_H_TDO | ✅ | TAP_TDO connects to XDP_H_TDO, providing the JTAG data output. | | G18 | ~PMC_SUS_STAT | LPCPD_L | ✅ | PMC_SUS_STAT connects to LPCPD_L and test point TP7 (DNI). This is the suspend status signal. | | G24 | PMC_SUSCLK0_G24 | PMC_SUSCLK0 | ✅ | PMC_SUSCLK0_G24 connects through level shifter U19 from 1.8V to 3.3V domain, outputting as SUSCLK_3P3 with optional pull-ups (DNI). This is the suspend clock signal. | | J18 | GPIO_S5_25 | XDP_H_OBSDATA_A2 | ✅ | GPIO_S5_25 connects to XDP_H_OBSDATA_A2, likely used for debug observation data. | | J20 | GPIO_S5_14 | GPIO_S514_J20 | ✅ | GPIO_S5_14 connects with 10K pull-up to +V1P8A. This GPIO can function as USB_ULPI_RST# per the datasheet. | | J24 | GPIO_S5_17 | GPIO_S5_17 | ✅ | GPIO_S5_17 connects to jumper J7 with 10K pull-up to +V1P8S. This provides a configuration jumper for the GPIO. | | J26 | ~PMC_PWRBTN | PMC_PWRBTN | ✅ | PMC_PWRBTN connects through diode OR circuit D10 to PS_OUT_L and 3VSB_OK with optional 20K pull-up (DNI). This is the power button input. | | K18 | GPIO_S5_27 | EXP_GPIO1 | ✅ | GPIO_S5_27 connects to EXP_GPIO1, likely routed to an expansion connector. | | K20 | GPIO_S5_28 | EXP_GPIO2 | ✅ | GPIO_S5_28 connects to EXP_GPIO2, likely routed to an expansion connector. | | K24 | GPIO_S5_22 | GPIO_D2_LED_CTRL | ✅ | GPIO_S5_22 connects to GPIO_D2_LED_CTRL, likely used for LED control. | | K26 | ~PMC_BATLOW | PMC_BATLOW | ✅ | PMC_BATLOW connects with 20K pull-up to +V1P8A. This signal indicates battery low condition. | | M18 | GPIO_S5_26 | XDP_H_OBSDATA_A3 | ✅ | GPIO_S5_26 connects to XDP_H_OBSDATA_A3, likely used for debug observation data. | | M20 | GPIO_S5_24 | XDP_H_OBSDATA_A1 | ✅ | GPIO_S5_24 connects to XDP_H_OBSDATA_A1, likely used for debug observation data. | | M22 | GPIO_S5_29 | EXP_GPIO3 | ✅ | GPIO_S5_29 connects to EXP_GPIO3, likely routed to an expansion connector. | | M24 | GPIO_S5_30 | EXP_GPIO4 | ✅ | GPIO_S5_30 connects to EXP_GPIO4, likely routed to an expansion connector. | | N24 | GPIO_S5_23 | XDP_H_OBSDATA_A0 | ✅ | GPIO_S5_23 connects to XDP_H_OBSDATA_A0, likely used for debug observation data. | | N26 | GPIO_RCOMP | GPIO_RCOMP | ✅ | GPIO_RCOMP connects to 49.9-ohm resistor R238 to GND. This provides the required compensation for GPIO signals. | | BA28 | SIO_SPI_MISO | SOC_SIO_SPI_MISO | ✅ | SIO_SPI_MISO connects to SOC_SIO_SPI_MISO, providing SPI master in slave out from the Serial I/O block. | | BA34 | ~SIO_UART1_RTS | SIO_UART1_RTSB | ✅ | SIO_UART1_RTS connects to SIO_UART1_RTSB, providing UART1 request to send from the Serial I/O block. | | AD9 | RESERVED_AD9 | | ✅ | RESERVED pins AD9, AD10, and AD12 are left unconnected as specified by the datasheet. | | AD10 | RESERVED_AD10 | | ✅ | RESERVED pins AD9, AD10, and AD12 are left unconnected as specified by the datasheet. | | AD12 | RESERVED_AD12 | | ✅ | RESERVED pins AD9, AD10, and AD12 are left unconnected as specified by the datasheet. | | AD13 | ICLK_RCOMP | ICLK_RCOMP | ✅ | ICLK_RCOMP connects to 47.5-ohm resistor R214 to GND. This provides the required compensation for the integrated clock RCOMP function. | | AD14 | ICLK_ICOMP | ICLK_ICOMP | ✅ | ICLK_ICOMP connects to 4.02K-ohm resistor R215 to GND. This provides the required compensation for the integrated clock ICOMP function. | | BD32 | ~SIO_UART2_RTS | | ✅ | SIO_UART2_RTS is left unconnected, indicating UART2 hardware flow control is not used in this design. | | BD34 | SIO_UART2_TXD | SIO_UART2_TXD | ✅ | SIO_UART2_TXD connects to net SIO_UART2_TXD, providing UART2 transmit data from the Serial I/O block. | | AF4 | PCIE_CLKP_00 | | ✅ | PCIe clock pairs 0 and 1 (PCIE_CLKP_00/PCIE_CLKN_00 and PCIE_CLKP_11/PCIE_CLKN_11) are left unconnected, indicating these PCIe ports are not used in this design. | | AF6 | PCIE_CLKN_00 | | ✅ | PCIe clock pairs 0 and 1 (PCIE_CLKP_00/PCIE_CLKN_00 and PCIE_CLKP_11/PCIE_CLKN_11) are left unconnected, indicating these PCIe ports are not used in this design. | | AF7 | PCIE_CLKP_11 | | ✅ | PCIe clock pairs 0 and 1 (PCIE_CLKP_00/PCIE_CLKN_00 and PCIE_CLKP_11/PCIE_CLKN_11) are left unconnected, indicating these PCIe ports are not used in this design. | | AF9 | PCIE_CLKN_11 | | ✅ | PCIe clock pairs 0 and 1 (PCIE_CLKP_00/PCIE_CLKN_00 and PCIE_CLKP_11/PCIE_CLKN_11) are left unconnected, indicating these PCIe ports are not used in this design. | | BF32 | ~SIO_UART2_CTS | | ✅ | SIO_UART2_CTS is left unconnected, indicating UART2 hardware flow control is not used in this design. | | BF34 | SIO_UART2_RXD | SIO_UART2_RXD | ✅ | SIO_UART2_RXD connects to net SIO_UART2_RXD, providing UART2 receive data from the Serial I/O block. | | BG9 | ~PMC_RSTBTN | PMC_RSTBTN | ✅ | PMC_RSTBTN connects to net PMC_RSTBTN, providing the reset button input to the power management controller. | | AH10 | ICLK_OSCOUT | XTAL25_OUT | ✅ | ICLK_OSCOUT (AH10) and ICLK_OSCIN (AH12) are correctly connected to a 25MHz crystal (Y2) with appropriate load capacitors and feedback resistor to achieve the specified 18pF load capacitance. | | AH12 | ICLK_OSCIN | XTAL25_IN | ✅ | ICLK_OSCOUT (AH10) and ICLK_OSCIN (AH12) are correctly connected to a 25MHz crystal (Y2) with appropriate load capacitors and feedback resistor to achieve the specified 18pF load capacitance. | | BH4 | PMC_PLT_CLK_22 | | ✅ | PMC platform clocks 0, 1, 2, and 4 are left unconnected, indicating these clock outputs are not used in this design. | | BH5 | PMC_PLT_CLK_11 | | ✅ | PMC platform clocks 0, 1, 2, and 4 are left unconnected, indicating these clock outputs are not used in this design. | | BH6 | PMC_PLT_CLK_44 | | ✅ | PMC platform clocks 0, 1, 2, and 4 are left unconnected, indicating these clock outputs are not used in this design. | | BH7 | PMC_PLT_CLK_00 | | ✅ | PMC platform clocks 0, 1, 2, and 4 are left unconnected, indicating these clock outputs are not used in this design. | | BH8 | PMC_PLT_CLK_33 | I2S_MCLK | ✅ | PMC_PLT_CLK_33 connects to I2S_MCLK, providing platform clock 3 as the I2S master clock. | | AK4 | PCIE_CLKN_22 | PCIE_CLK-N2 | ✅ | PCIE_CLKN_22 and PCIE_CLKP_22 connect to nets PCIE_CLK-N2 and PCIE_CLK-P2 respectively. This is PCIe clock pair 2. | | AK6 | PCIE_CLKP_22 | PCIE_CLK-P2 | ✅ | PCIE_CLKN_22 and PCIE_CLKP_22 connect to nets PCIE_CLK-N2 and PCIE_CLK-P2 respectively. This is PCIe clock pair 2. | | BJ9 | PMC_PLT_CLK_55 | | ✅ | PMC_PLT_CLK_55 is left unconnected, indicating this clock output is not used in this design. | | AM4 | PCIE_CLKN_33 | mPCIE_REFCLK_N | ✅ | PCIE_CLKN_33 and PCIE_CLKP_33 connect to mPCIE_REFCLK_N and mPCIE_REFCLK_P respectively. This provides the reference clock to the mPCIe slot. | | AM6 | PCIE_CLKP_33 | mPCIE_REFCLK_P | ✅ | PCIE_CLKN_33 and PCIE_CLKP_33 connect to mPCIE_REFCLK_N and mPCIE_REFCLK_P respectively. This provides the reference clock to the mPCIe slot. | | AM9 | RESERVED_AM9 | | ✅ | RESERVED pins AM9 and AM10 are left unconnected as specified by the datasheet. | | AM10 | RESERVED_AM10 | | ✅ | RESERVED pins AM9 and AM10 are left unconnected as specified by the datasheet. | | AT32 | SIO_PWM_11 | SOC_PWM1 | ✅ | SIO_PWM_11 connects to SOC_PWM1, providing PWM output 1 from the Serial I/O block. | | AT34 | RESERVED | | ✅ | RESERVED pin AT34 is left unconnected as specified by the datasheet. | | AU32 | SIO_PWM_00 | SOC_PWM0 | ✅ | SIO_PWM_00 connects to SOC_PWM0, providing PWM output 0 from the Serial I/O block. | | AU34 | SIO_UART1_RXD | SIO_UART1_RXD | ✅ | SIO_UART1_RXD connects to net SIO_UART1_RXD, providing UART1 receive data from the Serial I/O block. | | AV32 | ~SIO_SPI_CS | SOC_SIO_SPI_CS1 | ✅ | SIO_SPI_CS connects to SOC_SIO_SPI_CS1, providing SPI chip select from the Serial I/O block. | | AV34 | SIO_UART1_TXD | SIO_UART1_TXD | ✅ | SIO_UART1_TXD connects to net SIO_UART1_TXD, providing UART1 transmit data from the Serial I/O block. | | AY28 | SIO_SPI_MOSI | SOC_SIO_SPI_MOSI | ✅ | SIO_SPI_MOSI connects to SOC_SIO_SPI_MOSI, providing SPI master out slave in from the Serial I/O block. | | AY30 | SIO_SPI_CLK | SOC_SIO_SPI_CLK | ✅ | SIO_SPI_CLK connects to SOC_SIO_SPI_CLK, providing SPI clock from the Serial I/O block. | | AY34 | ~SIO_UART1_CTS | SIO_UART1_CTSB | ✅ | SIO_UART1_CTS connects to SIO_UART1_CTSB, providing UART1 clear to send from the Serial I/O block. | </details> <details> <summary>U19 - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8A | ✅ | VCCA is correctly connected to +V1P8A, providing the 1.8V supply for the A-side (CPU-side) of the level shifter. | | 2 | A1 | PMC_PLTRST_R_V1P8 | ✅ | A1 is correctly connected to PMC_PLTRST_R_V1P8 from the CPU, translating the platform reset signal from 1.8V to 3.3V on the B1 pin. | | 3 | A2 | PMC_SUSCLK0 | ✅ | A2 is correctly connected to PMC_SUSCLK0 from the CPU, translating the suspend clock signal from 1.8V to 3.3V on the B2 pin. | | 4 | A3 | PMC_SLP_S4_L | ✅ | A3 is correctly connected to PMC_SLP_S4_L from the CPU, translating the S4 sleep state signal from 1.8V to 3.3V on the B3 pin. | | 5 | A4 | PMC_SLP_S3_L | ✅ | A4 is correctly connected to PMC_SLP_S3_L from the CPU, translating the S3 sleep state signal from 1.8V to 3.3V on the B4 pin. | | 6 | GND | GND | ✅ | GND is correctly connected to the ground net, providing the common ground reference for the level shifter. | | 7 | B4 | SLP_S3_L | ✅ | B4 is correctly connected to SLP_S3_L, providing the 3.3V version of the S3 sleep state signal that corresponds to A4. | | 8 | B3 | SLP_S4_L | ✅ | B3 is correctly connected to SLP_S4_L, providing the 3.3V version of the S4 sleep state signal that corresponds to A3. | | 9 | B2 | SUSCLK_3P3 | ✅ | B2 is correctly connected to SUSCLK_3P3, providing the 3.3V version of the suspend clock signal that corresponds to A2. | | 10 | B1 | PMC_PLTRST_L | ✅ | B1 is correctly connected to PMC_PLTRST_L, providing the 3.3V version of the platform reset signal that corresponds to A1. | | 11 | VCCB | PWR_BUF1 | ✅ | VCCB is correctly connected to PWR_BUF1 (which is +3VSB through R26), providing the 3.3V supply for the B-side of the level shifter. | | 12 | OE | PMC_OE | ✅ | OE is correctly connected to PMC_OE with a 2.2K pull-up resistor to +V1P8A, enabling the level shifter by default. | </details> <details> <summary>Y1 - 145-0004789 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/145-0004789) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | BRTCX2 | ✅ | Crystal output pin connected to SoC RTC oscillator pin BRTCX2 (ILB_RTC_X2) with 18pF load capacitor to ground and 10M feedback resistor to pin 2. | | 2 | 2 | BRTCX1 | ✅ | Crystal input pin connected to SoC RTC oscillator pin BRTCX1 (ILB_RTC_X1) with 18pF load capacitor to ground and 10M feedback resistor to pin 1. | </details> <details> <summary>BH1 - 353-0003073 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/353-0003073) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | P1 | +VBAT | ✅ | Positive battery terminals tied together and connected to +VBAT, which feeds through a 1K current-limiting resistor (R278) to the RTC backup power OR-ing circuit. | | 2 | P2 | +VBAT | ✅ | Positive battery terminals tied together and connected to +VBAT, which feeds through a 1K current-limiting resistor (R278) to the RTC backup power OR-ing circuit. | | 3 | N | GND | ✅ | Negative battery terminal correctly connected to ground. | </details> <details> <summary>D5 - BAT754C ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAT754C) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | A1 | +PS_3VSB | ✅ | Anode 1 connected to +PS_3VSB (3.3V standby rail), one of two power sources for the RTC backup OR-ing circuit. | | A2 | A2 | +VBAT_R | ✅ | Anode 2 connected to +VBAT_R (battery voltage through 1K resistor), the second power source for the RTC backup OR-ing circuit. | | C | C | +RTCVCC | ✅ | Common cathode output connected to +RTCVCC, providing OR-ed power to the RTC circuit from either the battery or the 3.3V standby rail. | </details> <details> <summary>Y2 - 145-0004792 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/145-0004792) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | XTAL25_IN | ✅ | Crystal input terminal connected to CPU1's ICLK_OSCIN pin (AH12) with proper 27pF load capacitor (C175) to ground and 1M feedback resistor (R188) to pin 3. | | 2 | 2 | GND | ✅ | Ground connection for crystal case/shield, correctly connected to ground plane. | | 3 | 3 | XTAL25_OUT | ✅ | Crystal output terminal connected to CPU1's ICLK_OSCOUT pin (AH10) with proper 27pF load capacitor (C176) to ground and 1M feedback resistor (R188) to pin 1. | | 4 | 4 | GND | ✅ | Ground connection for crystal case/shield, correctly connected to ground plane. | </details> <details> <summary>D3 - BAT54A-S ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAT54A-S) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_PCIE_WAKE | ✅ | Both pins are connected to PMC_PCIE_WAKE, which is pulled up to +3VSB (3.3V) through R27 (2.2K ohm). This configuration is correct if the BAT54A-S has pins 1 and 2 as anode connections (either dual anodes in a common cathode configuration, or anode + NC/duplicate anode in a single diode configuration). | | 2 | 2 | PMC_PCIE_WAKE | ✅ | Both pins are connected to PMC_PCIE_WAKE, which is pulled up to +3VSB (3.3V) through R27 (2.2K ohm). This configuration is correct if the BAT54A-S has pins 1 and 2 as anode connections (either dual anodes in a common cathode configuration, or anode + NC/duplicate anode in a single diode configuration). | | 3 | 3 | PMC_PCIE_WAKE_R | ✅ | Pin 3 is connected to PMC_PCIE_WAKE_R, which connects to CPU1 pin F26 (PMC_WAKE_PCIE_0) and is pulled up to +V1P8A (1.8V) through R253 (1K ohm). This is the cathode of the diode and provides level shifting and isolation between the 3.3V and 1.8V domains. | </details> <details> <summary>D10 - BAT754C ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAT754C) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | A1 | 3VSB_OK | ✅ | Pin A1 (Anode 1) is connected to 3VSB_OK, which is pulled up to +3VSB through R162 (1K ohm). This is correct for a dual common cathode diode. | | A2 | A2 | PMC_PWRBTN | ✅ | Pin A2 (Anode 2) is connected to PMC_PWRBTN from the CPU, with a DNI 20K pull-up to +V1P8A. This is correct for a dual common cathode diode. | | C | C | PS_OUT_L | ✅ | Pin C (Common Cathode) is connected to PS_OUT_L. This is correct for a dual common cathode diode and implements an OR gate function where PS_OUT_L reflects the state of either 3VSB_OK or PMC_PWRBTN. | </details> <details> <summary>R183 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | Pin 1 connects to +V1P8S supply rail, providing the pull-up voltage for GPIO_S5_17. | | 2 | 2 | GPIO_S5_17 | ✅ | Pin 2 connects to GPIO_S5_17, providing a pull-up to ensure the GPIO reads high when jumper J7 is not installed. | </details> <details> <summary>J7 - HDR_2POS_DUAL_TIN ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0002513) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GPIO_S5_17 | ✅ | Pin 1 connects to GPIO_S5_17 signal, allowing the jumper to pull the GPIO to ground when installed. This is the signal side of the configuration jumper. | | 2 | 2 | GND | ✅ | Pin 2 connects to GND, providing the ground reference for the jumper. When the jumper is installed, it pulls GPIO_S5_17 to ground. | </details> <details> <summary>CPU1 - INTEL_ATOM_E3825_SOC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A7 | USB_HSIC_RCOMP | USB_HSIC0_RCOMP | ✅ | USB_HSIC_RCOMP is correctly connected to a 45.3 ohm resistor to ground for USB HSIC compensation. | | B4 | USB_HSIC0_DATA | | ✅ | USB_HSIC0_DATA is connected to net USB_HSIC0_DATA for USB HSIC port 0 data signal. | | B5 | USB_HSIC0_STROBE | | ✅ | USB_HSIC0_STROBE is connected to net USB_HSIC0_STROBE for USB HSIC port 0 strobe signal. | | B12 | GPIO_S5_43 | | ✅ | GPIO_S5_43 (USB_ULPI_REFCLK) is not connected, which is correct as the USB ULPI interface is not used in this design. | | B20 | ~USB_OC_11 | SOC_USB_HOST_OC1 | ✅ | USB_OC[1]# is correctly connected with a 10K pull-up resistor to +V1P8A for USB port 1 overcurrent detection. | | C7 | USB_RCOMPI | USB_RCOMP | ✅ | USB_RCOMPI and USB_RCOMPO are correctly connected together with a 45.3 ohm resistor to ground for USB 2.0 compensation. | | D6 | USB_RCOMPO | USB_RCOMP | ✅ | USB_RCOMPI and USB_RCOMPO are correctly connected together with a 45.3 ohm resistor to ground for USB 2.0 compensation. | | C20 | ~USB_OC_00 | SOC_USB_HOST_OC0 | ✅ | USB_OC[0]# is correctly connected with a 10K pull-up resistor to +V1P8A for USB port 0 overcurrent detection. | | D2 | USB_HSIC1_STROBE | | ✅ | USB_HSIC1_STROBE and USB_HSIC1_DATA are not connected, indicating USB HSIC port 1 is not used in this design. | | E2 | USB_HSIC1_DATA | | ✅ | USB_HSIC1_STROBE and USB_HSIC1_DATA are not connected, indicating USB HSIC port 1 is not used in this design. | | D10 | ICLK_USB_TERM_1 | ICLK_USB_TERM_0 | ✅ | ICLK_USB_TERM[1] is correctly connected to a 1K resistor to ground for USB clock termination. | | F10 | ICLK_USB_TERMN | ICLK_USB_TERM_1 | ✅ | ICLK_USB_TERMN is correctly connected to a 1K resistor to ground for USB clock termination. | | G2 | GPIO_S5_31 | | ✅ | USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design. | | H3 | GPIO_S5_42 | | ✅ | USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design. | | J3 | GPIO_S5_40 | | ✅ | USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design. | | K2 | GPIO_S5_34 | | ✅ | USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design. | | L1 | GPIO_S5_33 | | ✅ | USB ULPI interface signals are not connected, which is correct as the USB ULPI interface is not used in this design. | | G14 | USB_DN1 | USB_DN1 | ✅ | USB_DN[1] is connected to net USB_DN1 for USB 2.0 port 1 data negative signal. | | H4 | RESERVED_H4 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | H5 | RESERVED_H5 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | H7 | RESERVED_H7 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | H8 | RESERVED_H8 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | H10 | USB_DN3 | | ✅ | USB_DN[3] is not connected, indicating USB 2.0 port 3 is not used in this design. | | J12 | USB_DN2 | USB_HOST_DN | ✅ | USB_DN[2] is connected to net USB_HOST_DN for USB 2.0 port 2 data negative signal. | | J14 | USB_DP1 | USB_DP1 | ✅ | USB_DP[1] is connected to net USB_DP1 for USB 2.0 port 1 data positive signal. | | K3 | GPIO_S5_35 | | ✅ | GPIO_S5 pins are not connected, which is acceptable for unused GPIOs. | | L3 | GPIO_S5_39 | | ✅ | GPIO_S5 pins are not connected, which is acceptable for unused GPIOs. | | M2 | GPIO_S5_36 | | ✅ | GPIO_S5 pins are not connected, which is acceptable for unused GPIOs. | | M3 | GPIO_S5_32 | | ✅ | GPIO_S5 pins are not connected, which is acceptable for unused GPIOs. | | N3 | GPIO_S5_37 | | ✅ | GPIO_S5 pins are not connected, which is acceptable for unused GPIOs. | | P2 | GPIO_S5_38 | | ✅ | GPIO_S5 pins are not connected, which is acceptable for unused GPIOs. | | P3 | GPIO_S5_41 | | ✅ | GPIO_S5 pins are not connected, which is acceptable for unused GPIOs. | | K6 | USB3_TXP0 | USB3_TXP0 | ✅ | USB3_TXP[0] and USB3_TXN[0] are connected to nets USB3_TXP0 and USB3_TXN0 for USB 3.0 port 0 transmit differential pair. | | K7 | USB3_TXN0 | USB3_TXN0 | ✅ | USB3_TXP[0] and USB3_TXN[0] are connected to nets USB3_TXP0 and USB3_TXN0 for USB 3.0 port 0 transmit differential pair. | | K10 | USB_DP3 | | ✅ | USB_DP[3] is not connected, indicating USB 2.0 port 3 is not used in this design. | | K12 | USB_DP2 | USB_HOST_DP | ✅ | USB_DP[2] is connected to net USB_HOST_DP for USB 2.0 port 2 data positive signal. | | K16 | USB_DN0 | USB_DN0 | ✅ | USB_DN[0] is connected to net USB_DN0 for USB 2.0 port 0 data negative signal. | | M4 | RESERVED_M4 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | M6 | RESERVED_M6 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | M7 | RESERVED_M7 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | M9 | RESERVED_M9 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | M10 | RESERVED_M10 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | P10 | RESERVED_P10 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | P12 | RESERVED_P12 | | ✅ | RESERVED pins are not connected, which is correct as these pins are reserved and should not be used. | | M12 | USB3_REXT0 | USB3_REXT0 | ✅ | USB3_REXT[0] is correctly connected to a 1.24K resistor to ground for USB 3.0 compensation. | | M13 | USB_PLL_MON | USB_PLL_MON | ✅ | USB_PLL_MON is connected to test point TP3 for USB PLL monitoring. | | M16 | USB_DP0 | USB_DP0 | ✅ | USB_DP[0] is connected to net USB_DP0 for USB 2.0 port 0 data positive signal. | | BC12 | GPIO_S0_SC_56 | GPIO_S0_SC_56 | ✅ | GPIO_S0_SC_56 is connected to net GPIO_S0_SC_56 which continues off-page. | | BC14 | GPIO_S0_SC_58 | HDMI_CEC | ✅ | GPIO_S0_SC_58 is configured as HDMI_CEC signal and connected to net HDMI_CEC. | | BC16 | GPIO_S0_SC_61 | PCU_UART3_RXD | ✅ | GPIO_S0_SC_61 is configured as PCU_UART3_RXD and correctly connected to level shifter U6 for debug UART receive. | | BD12 | GPIO_S0_SC_55 | GPIO_S0_SC_55 | ✅ | GPIO_S0_SC_55 is connected to test point TP8 for debug access. | | BD14 | GPIO_S0_SC_57 | PCU_UART3_TXD | ✅ | GPIO_S0_SC_57 is configured as PCU_UART3_TXD and correctly connected to level shifter U6 for debug UART transmit. | | BD16 | GPIO_S0_SC_60 | | ✅ | GPIO_S0_SC_60 is not connected, which is acceptable for an unused GPIO. | | BF14 | GPIO_S0_SC_59 | | ✅ | GPIO_S0_SC_59 is not connected, which is acceptable for an unused GPIO. | | BF18 | LPC_RCOMP | LPC_RCOMP | ✅ | LPC_RCOMP is correctly connected to a 49.9 ohm resistor to ground for LPC interface compensation. | | BF27 | SIO_I2C4_DATA | | ✅ | SIO_I2C4_DATA is not connected, indicating I2C port 4 is not used in this design. | | BG11 | ~PCU_SMB_ALERT | PCU_SMB_ALERT | ✅ | PCU_SMB_ALERT# is correctly connected with a 10K pull-up to +V1P8S and routed through a 0 ohm resistor to LAN-SMB-ALERT#. | | BG12 | PCU_SMB_DATA | PCU_SMB_DATA | ✅ | PCU_SMB_DATA is correctly connected with a 2.2K pull-up to +V1P8S and to level shifter U5 for DDR SMBus access. | | BG13 | ILB_LPC_SERIRQ | | ✅ | LPC interface signals are not connected, indicating the LPC bus is not used in this design. | | BG14 | ILB_LPC_AD_33 | | ✅ | LPC interface signals are not connected, indicating the LPC bus is not used in this design. | | BG15 | ILB_LPC_CLK_00 | | ✅ | LPC interface signals are not connected, indicating the LPC bus is not used in this design. | | BG16 | ~ILB_LPC_CLKRUN | | ✅ | LPC interface signals are not connected, indicating the LPC bus is not used in this design. | | BG17 | ~ILB_LPC_FRAME | | ✅ | LPC interface signals are not connected, indicating the LPC bus is not used in this design. | | BG23 | SIO_I2C0_CLK | | ✅ | SIO_I2C0_CLK is not connected, indicating I2C port 0 is not used in this design. | | BG24 | SIO_I2C1_DATA | SIO_I2C1_SDA | ✅ | SIO_I2C1_DATA is connected to test point TP6 for I2C port 1 data signal access. | | BG25 | SIO_I2C2_DATA | | ✅ | SIO_I2C2_DATA and SIO_I2C3_DATA are not connected, indicating I2C ports 2 and 3 are not used in this design. | | BG26 | SIO_I2C3_DATA | | ✅ | SIO_I2C2_DATA and SIO_I2C3_DATA are not connected, indicating I2C ports 2 and 3 are not used in this design. | | BG27 | SIO_I2C4_CLK | | ✅ | SIO_I2C4_CLK is not connected, indicating I2C port 4 is not used in this design. | | BG28 | SIO_I2C5_CLK | SI0_I2C5_SCL | ✅ | SIO_I2C5_CLK is correctly connected through a 22 ohm series resistor to I2C5_SCL for signal integrity. | | BG29 | SIO_I2C6_CLK | SI0_I2C6_SCL | ✅ | SIO_I2C6_CLK is correctly connected through a 22 ohm series resistor to I2C6_SCL for signal integrity. | | BG30 | GPIO_S0_SC_093 | TP10_NET | ✅ | GPIO_S0_SC_093 is intentionally grounded through a 0 ohm resistor with a test point for configuration or testing purposes. | | BH10 | PCU_SMB_CLK | PCU_SMB_CLK | ✅ | PCU_SMB_CLK is correctly connected with a 2.2K pull-up to +V1P8S and to level shifter U5 for DDR SMBus access. | | BH12 | ILB_8254_SPKR | ILB_8254_SPKR | ✅ | ILB_8254_SPKR is connected to net ILB_8254_SPKR which continues off-page for speaker output. | | BH14 | ILB_LPC_CLK_11 | | ✅ | LPC interface signals are not connected, indicating the LPC bus is not used in this design. | | BH16 | ILB_LPC_AD_00 | | ✅ | LPC interface signals are not connected, indicating the LPC bus is not used in this design. | | BH22 | SIO_I2C0_DATA | | ✅ | SIO_I2C0_DATA is not connected, indicating I2C port 0 is not used in this design. | | BH24 | SIO_I2C1_CLK | SIO_I2C1_SCL | ✅ | SIO_I2C1_CLK is connected to test point TP5 for I2C port 1 clock signal access. | | BH26 | SIO_I2C3_CLK | | ✅ | SIO_I2C3_CLK is not connected, indicating I2C port 3 is not used in this design. | | BH28 | SIO_I2C5_DATA | SI0_I2C5_SDA | ✅ | SIO_I2C5_DATA is correctly connected through a 22 ohm series resistor to I2C5_SDA for signal integrity. | | BH30 | GPIO_S0_SC_092 | TP9_NET | ✅ | GPIO_S0_SC_092 is intentionally grounded through a 0 ohm resistor with a test point for configuration or testing purposes. | | BJ13 | ILB_LPC_AD_22 | | ✅ | LPC interface signals are not connected, indicating the LPC bus is not used in this design. | | BJ17 | ILB_LPC_AD_11 | | ✅ | LPC interface signals are not connected, indicating the LPC bus is not used in this design. | | BJ25 | SIO_I2C2_CLK | | ✅ | SIO_I2C2_CLK is not connected, indicating I2C port 2 is not used in this design. | | BJ29 | SIO_I2C6_DATA | SI0_I2C6_SDA | ✅ | SIO_I2C6_DATA is correctly connected through a 22 ohm series resistor to I2C6_SDA for signal integrity. | </details> <details> <summary>J4 - SIP6_RA ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0004869) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 correctly connected to GND, providing ground reference for the debug connector. | | 2 | 2 | | ✅ | Pins 2, 3, and 6 are not connected, which is acceptable for a UART debug connector that only requires GND, TX, and RX. | | 3 | 3 | | ✅ | Pins 2, 3, and 6 are not connected, which is acceptable for a UART debug connector that only requires GND, TX, and RX. | | 6 | 6 | | ✅ | Pins 2, 3, and 6 are not connected, which is acceptable for a UART debug connector that only requires GND, TX, and RX. | | 4 | 4 | DBG_UART3_RXD | ✅ | Pin 4 correctly connected to DBG_UART3_RXD, which receives data from the external debug device. | | 5 | 5 | DBG_UART3_TXD_R | ✅ | Pin 5 correctly connected to DBG_UART3_TXD_R, which transmits data to the external debug device. | </details> <details> <summary>R50 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001859) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 100K pull-down resistor correctly connected between DBG_UART3_RXD and GND to prevent floating when no external device is connected. | | 2 | 2 | DBG_UART3_RXD | ✅ | 100K pull-down resistor correctly connected between DBG_UART3_RXD and GND to prevent floating when no external device is connected. | </details> <details> <summary>R51 - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | BUF3_PWR | ✅ | 0 ohm resistor correctly connecting BUF3_PWR to +3VSB, allowing for optional isolation while normally providing a direct connection. | | 2 | 2 | +3VSB | ✅ | 0 ohm resistor correctly connecting BUF3_PWR to +3VSB, allowing for optional isolation while normally providing a direct connection. | </details> <details> <summary>R52 - 2.2K ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001984) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LSENB | ✅ | 2.2K pull-up resistor correctly connecting LSENB to +V1P8S, enabling the level shifter by default while allowing external control. | | 2 | 2 | +V1P8S | ✅ | 2.2K pull-up resistor correctly connecting LSENB to +V1P8S, enabling the level shifter by default while allowing external control. | </details> <details> <summary>R819 - 330 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002000) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DBG_UART3_TXD | ✅ | 330 ohm series resistor correctly placed in the transmit path between U6 and J4 for current limiting and signal integrity. | | 2 | 2 | DBG_UART3_TXD_R | ✅ | 330 ohm series resistor correctly placed in the transmit path between U6 and J4 for current limiting and signal integrity. | </details> <details> <summary>U6 - NTS0102GT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4327-0009) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | B2 | DBG_UART3_TXD | ✅ | B2 pin correctly connected to DBG_UART3_TXD, which is the transmit data line to the debug connector after level translation from 1.8V to 3.3V. | | 2 | GND | GND | ✅ | GND pin correctly connected to ground plane. | | 3 | VCCA | +V1P8S | ✅ | VCCA pin correctly connected to +V1P8S (1.8V), which is the reference voltage for the A-side (CPU side) of the level shifter. | | 4 | A2 | PCU_UART3_TXD | ✅ | A2 pin correctly connected to PCU_UART3_TXD, which is the UART transmit signal from the CPU at 1.8V logic level. | | 5 | A1 | PCU_UART3_RXD | ✅ | A1 pin correctly connected to PCU_UART3_RXD, which is the UART receive signal to the CPU at 1.8V logic level. | | 6 | OE | LSENB | ✅ | OE pin correctly connected to LSENB with a 2.2K pull-up to +V1P8S, enabling the level shifter by default. | | 7 | VCCB | BUF3_PWR | ✅ | VCCB pin correctly connected to BUF3_PWR (3.3V), which is the reference voltage for the B-side (debug connector side) of the level shifter. | | 8 | B1 | DBG_UART3_RXD | ✅ | B1 pin correctly connected to DBG_UART3_RXD, which is the receive data line from the debug connector after level translation from 3.3V to 1.8V. | </details> <details> <summary>R840 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_SMB_DATA | ✅ | 0-ohm jumper correctly connects DDR_SMB_DATA to LAN-SMB-DATA, creating a multi-drop SMBus configuration. | | 2 | 2 | LAN-SMB-DATA | ✅ | 0-ohm jumper correctly connects DDR_SMB_DATA to LAN-SMB-DATA, creating a multi-drop SMBus configuration. | </details> <details> <summary>R841 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_SMB_CLK | ✅ | 0-ohm jumper correctly connects DDR_SMB_CLK to LAN-SMB-CLK, creating a multi-drop SMBus configuration. | | 2 | 2 | LAN-SMB-CLK | ✅ | 0-ohm jumper correctly connects DDR_SMB_CLK to LAN-SMB-CLK, creating a multi-drop SMBus configuration. | </details> <details> <summary>R842 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1121-0001) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN-SMB-ALERT# | ✅ | 0-ohm jumper correctly connects LAN-SMB-ALERT# to PCU_SMB_ALERT, allowing LAN SMBus alert signals to reach the CPU. | | 2 | 2 | PCU_SMB_ALERT | ✅ | 0-ohm jumper correctly connects LAN-SMB-ALERT# to PCU_SMB_ALERT, allowing LAN SMBus alert signals to reach the CPU. | </details> <details> <summary>U5 - NTS0102GT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4327-0009) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | B2 | DDR_SMB_CLK | ✅ | B2 pin correctly connected to DDR_SMB_CLK for B-side clock channel. Has appropriate 2.2K pullup to +VCC3 via R44. | | 2 | GND | GND | ✅ | GND pin correctly connected to ground plane. | | 3 | VCCA | +V1P8S | ✅ | VCCA pin correctly connected to +V1P8S (1.8V) for A-side voltage reference. | | 4 | A2 | PCU_SMB_CLK | ✅ | A2 pin correctly connected to PCU_SMB_CLK for A-side clock channel. Has appropriate 2.2K pullup to +V1P8S via R45. | | 5 | A1 | PCU_SMB_DATA | ✅ | A1 pin correctly connected to PCU_SMB_DATA for A-side data channel. Has appropriate 2.2K pullup to +V1P8S via R177. | | 6 | OE | PCU_SMB_BUFF_ENB | ✅ | OE pin correctly connected to PCU_SMB_BUFF_ENB with 2.2K pullup to +V1P8S via R49, enabling the device by default. | | 7 | VCCB | BUF2_PWR | ✅ | VCCB pin correctly connected to BUF2_PWR, which connects through 0-ohm resistor R48 to +VCC3 (3.3V) for B-side voltage reference. | | 8 | B1 | DDR_SMB_DATA | ✅ | B1 pin correctly connected to DDR_SMB_DATA for B-side data channel. Has appropriate 2.2K pullup to +VCC3 via R47. | </details> <details> <summary>R11 - 22 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001967) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SI0_I2C6_SDA | ✅ | Series resistor providing damping and impedance matching on I2C6 SDA line between CPU and external bus. | | 2 | 2 | I2C6_SDA | ✅ | Series resistor providing damping and impedance matching on I2C6 SDA line between CPU and external bus. | </details> <details> <summary>R12 - 22 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001967) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SI0_I2C6_SCL | ✅ | Series resistor providing damping and impedance matching on I2C6 SCL line between CPU and external bus. | | 2 | 2 | I2C6_SCL | ✅ | Series resistor providing damping and impedance matching on I2C6 SCL line between CPU and external bus. | </details> <details> <summary>R269 - 22 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001967) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SI0_I2C5_SDA | ✅ | Series resistor providing damping and impedance matching on I2C5 SDA line between CPU and external bus. | | 2 | 2 | I2C5_SDA | ✅ | Series resistor providing damping and impedance matching on I2C5 SDA line between CPU and external bus. | </details> <details> <summary>R270 - 22 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001967) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SI0_I2C5_SCL | ✅ | Series resistor providing damping and impedance matching on I2C5 SCL line between CPU and external bus. | | 2 | 2 | I2C5_SCL | ✅ | Series resistor providing damping and impedance matching on I2C5 SCL line between CPU and external bus. | </details> <details> <summary>R77 - 45.3 ohm 1% 1/4W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004472) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing ground reference for USB HSIC impedance calibration resistor. | | 2 | 2 | USB_HSIC0_RCOMP | ✅ | Connected to USB_HSIC0_RCOMP (CPU1 pin A7), providing impedance calibration for the USB HSIC interface. | </details> <details> <summary>R185 - 45.3 ohm 1% 1/4W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004472) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing ground reference for USB 2.0 impedance calibration resistor. | | 2 | 2 | USB_RCOMP | ✅ | Connected to USB_RCOMP (CPU1 pins D6 and C7), providing impedance calibration for the USB 2.0 interface. | </details> <details> <summary>R212 - 1.24K ohm 1% 1/4W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004478) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USB3_REXT0 | ✅ | Connected to USB3_REXT0 (CPU1 pin M12), providing external reference resistance for USB 3.0 impedance calibration. | | 2 | 2 | GND | ✅ | Connected to GND, providing ground reference for USB 3.0 external reference resistor. | </details> <details> <summary>R187 - RES_1Kohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing ground reference for USB clock termination. | | 2 | 2 | ICLK_USB_TERM_0 | ✅ | Connected to ICLK_USB_TERM_0 (CPU1 pin D10), providing termination for USB clock signal. | </details> <details> <summary>R186 - RES_1Kohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing ground reference for USB clock termination. | | 2 | 2 | ICLK_USB_TERM_1 | ✅ | Connected to ICLK_USB_TERM_1 (CPU1 pin F10), providing termination for USB clock signal. | </details> <details> <summary>R241 - 49.9 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0003059) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LPC_RCOMP | ✅ | Connected to LPC_RCOMP pin of CPU1 for LPC bus impedance calibration. This is a standard compensation resistor configuration. | | 2 | 2 | GND | ✅ | Connected to GND to provide the ground reference for the LPC compensation resistor. This is the correct configuration. | </details> <details> <summary>R243 - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | TP9_NET | ✅ | 0-ohm resistor grounding GPIO_S0_SC_092 (CPU1 pin BH30) to GND. Text notes nearby explicitly state 'GROUNDING THESE PINS THROUGH 0 OHM RESISTORS', indicating this is an intentional configuration option. | | 2 | 2 | GND | ✅ | 0-ohm resistor grounding GPIO_S0_SC_092 (CPU1 pin BH30) to GND. Text notes nearby explicitly state 'GROUNDING THESE PINS THROUGH 0 OHM RESISTORS', indicating this is an intentional configuration option. | </details> <details> <summary>R48 - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | BUF2_PWR | ✅ | 0-ohm resistor connecting +VCC3 power rail to BUF2_PWR net, which supplies the B-side voltage (VCCB) of level shifter U5. This is a standard design pattern for optional power isolation or current measurement. | | 2 | 2 | +VCC3 | ✅ | 0-ohm resistor connecting +VCC3 power rail to BUF2_PWR net, which supplies the B-side voltage (VCCB) of level shifter U5. This is a standard design pattern for optional power isolation or current measurement. | </details> <details> <summary>R261 - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | TP10_NET | ✅ | 0-ohm resistor grounding GPIO_S0_SC_093 (CPU1 pin BG30) to GND. Text notes nearby explicitly state 'GROUNDING THESE PINS THROUGH 0 OHM RESISTORS', indicating this is an intentional configuration option. | | 2 | 2 | GND | ✅ | 0-ohm resistor grounding GPIO_S0_SC_093 (CPU1 pin BG30) to GND. Text notes nearby explicitly state 'GROUNDING THESE PINS THROUGH 0 OHM RESISTORS', indicating this is an intentional configuration option. | </details> <details> <summary>TP2 - TEST_POINT_0.040_SMT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/999-0000003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $9N615 | ✅ | Test point connected to $9N615 net for monitoring the core VCC voltage in S0iX state from CPU1 pin AA22. | </details> <details> <summary>CPU1 - INTEL_ATOM_E3825_SOC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A48 | DRAM_VDD_S4 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | AK38 | DRAM_VDD_S4_AK38 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | AM38 | DRAM_VDD_S4_AM38 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | AV41 | DRAM_VDD_S4_AV41 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | AV42 | DRAM_VDD_S4_AV42 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | BB46 | DRAM_VDD_S4_BB46 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | BD49 | DRAM_VDD_S4_BD49 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | BD52 | DRAM_VDD_S4_BD52 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | BD53 | DRAM_VDD_S4_BD53 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | BF44 | DRAM_VDD_S4_BF44 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | BG51 | DRAM_VDD_S4_BG51 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | BJ48 | DRAM_VDD_S4_BJ48 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | C51 | DRAM_VDD_S4_C51 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | D44 | DRAM_VDD_S4_D44 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | F49 | DRAM_VDD_S4_F49 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | F52 | DRAM_VDD_S4_F52 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | F53 | DRAM_VDD_S4_F53 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | H46 | DRAM_VDD_S4_H46 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | M41 | DRAM_VDD_S4_M41 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | M42 | DRAM_VDD_S4_M42 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | V38 | DRAM_VDD_S4_V38 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | Y38 | DRAM_VDD_S4_Y38 | +VDIMM | ✅ | DRAM_VDD_S4 power supply pins connected to +VDIMM rail. These pins provide 1.35V power to the DDR3L memory interface. | | N28 | CORE_VSS_SENSE_N28 | VSS_SENSE | ✅ | CORE_VSS_SENSE ground sense pin connected to VSS_SENSE net. This pin provides ground reference feedback to the voltage regulator for accurate core voltage regulation. | | P28 | CORE_VCC_SENSE_P28 | VCC_SENSE | ✅ | CORE_VCC_SENSE voltage sense pin connected to VCC_SENSE net. This pin provides voltage feedback to the voltage regulator for accurate core voltage regulation. | | AA22 | TP2_CORE_VCC_S0IX | $9N615 | ✅ | TP2_CORE_VCC_S0IX test point pin connected to $9N615 net and TP2 test point. This provides access to monitor the core VCC voltage in S0iX state. | | AA24 | UNCORE_VNN_S3_AA24 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AC22 | UNCORE_VNN_S3_AC22 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AC24 | UNCORE_VNN_S3_AC24 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AD22 | UNCORE_VNN_S3_AD22 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AD24 | UNCORE_VNN_S3_AD24 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AF22 | UNCORE_VNN_S3_AF22 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AF24 | UNCORE_VNN_S3_AF24 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AG22 | UNCORE_VNN_S3_AG22 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AG24 | UNCORE_VNN_S3_AG24 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AJ22 | UNCORE_VNN_S3_AJ22 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AJ24 | UNCORE_VNN_S3_AJ24 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AK22 | UNCORE_VNN_S3_AK22 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AK24 | UNCORE_VNN_S3_AK24 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AK25 | UNCORE_VNN_S3_AK25 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AK27 | UNCORE_VNN_S3_AK27 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AK29 | UNCORE_VNN_S3_AK29 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AK30 | UNCORE_VNN_S3_AK30 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AK32 | UNCORE_VNN_S3_AK32 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AM22 | UNCORE_VNN_S3_AM22 | +VGFX | ✅ | UNCORE_VNN_S3 power supply pins connected to +VGFX rail. These pins provide uncore voltage supply in S3 state. | | AA27 | CORE_VCC_S0IX_AA27 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AA29 | CORE_VCC_S0IX_AA29 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AA30 | CORE_VCC_S0IX_AA30 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AC27 | CORE_VCC_S0IX_AC27 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AC29 | CORE_VCC_S0IX_AC29 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AC30 | CORE_VCC_S0IX_AC30 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AD27 | CORE_VCC_S0IX_AD27 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AD29 | CORE_VCC_S0IX_AD29 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AD30 | CORE_VCC_S0IX_AD30 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AF27 | CORE_VCC_S0IX_AF27 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AF29 | CORE_VCC_S0IX_AF29 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AG27 | CORE_VCC_S0IX_AG27 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AG29 | CORE_VCC_S0IX_AG29 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | AG30 | CORE_VCC_S0IX_AG30 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | P26 | CORE_VCC_S0IX_P26 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | P27 | CORE_VCC_S0IX_P27 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | U27 | CORE_VCC_S0IX_U27 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | U29 | CORE_VCC_S0IX_U29 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | V27 | CORE_VCC_S0IX_V27 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | V29 | CORE_VCC_S0IX_V29 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | V30 | CORE_VCC_S0IX_V30 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | Y27 | CORE_VCC_S0IX_Y27 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | Y29 | CORE_VCC_S0IX_Y29 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | Y30 | CORE_VCC_S0IX_Y30 | +VCORE | ✅ | CORE_VCC_S0IX power supply pins connected to +VCORE rail. These pins provide core voltage supply in S0iX state. | | BB8 | UNCORE_VNN_SENSE | VCCGT_SENSE | ✅ | UNCORE_VNN_SENSE voltage sense pin connected to VCCGT_SENSE net. This pin provides voltage feedback to the voltage regulator for VNN rail regulation. | | AD38 | DRAM_VDD_S4_AD38 | DRAM_VDD_CLK | ✅ | DRAM_VDD_S4 power supply pins connected to DRAM_VDD_CLK rail. These pins provide isolated power to the DDR3L clock drivers. | | AF38 | DRAM_VDD_S4_AF38 | DRAM_VDD_CLK | ✅ | DRAM_VDD_S4 power supply pins connected to DRAM_VDD_CLK rail. These pins provide isolated power to the DDR3L clock drivers. | | AF30 | TP_CORE_V1P05_S4 | $9N613 | ✅ | TP_CORE_V1P05_S4 test point pin connected to $9N613 net and TP1 test point. This provides access to monitor the internal 1.05V core voltage rail. | </details> <details> <summary>TP1 - TEST_POINT_0.040_SMT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/999-0000003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $9N613 | ✅ | Test point connected to $9N613 net for monitoring the internal 1.05V core voltage rail (TP_CORE_V1P05_S4) from CPU1 pin AF30. | </details> <details> <summary>C292 - 1uF 10% 16V 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND. Provides the ground return path for the decoupling capacitor. | | 2 | 2 | DRAM_VDD_CLK | ✅ | Connected to DRAM_VDD_CLK. Provides bulk decoupling for the DRAM clock driver supply. | </details> <details> <summary>R275 - 0 ohm JMPR 1/10W 0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Connected to +VDIMM supply rail. This pin sources power to the DRAM clock driver circuit through the 0-ohm jumper. | | 2 | 2 | DRAM_VDD_CLK | ✅ | Connected to DRAM_VDD_CLK net. This pin delivers power to the DRAM clock driver pins on the CPU. | </details> <details> <summary>C291 - 0.1uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND. Provides the ground return path for the decoupling capacitor. | | 2 | 2 | DRAM_VDD_CLK | ✅ | Connected to DRAM_VDD_CLK. Provides high-frequency decoupling for the DRAM clock driver supply. | </details> <details> <summary>CPU1 - INTEL_ATOM_E3825_SOC ❌</summary> DRCY flagged 1 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | AC32 | CORE_V1P05_S3_AC32 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="36.71,41.55,44.21,49.05" aspect-ratio="1.29" } <ul><li>These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)</li><li>The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)</li><li>The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)</li><li>The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)</li><li>Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)</li><li>Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)</li><li>Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)</li><li>These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)</li></ul></details> | | Y32 | CORE_V1P05_S3_Y32 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="36.71,42.13,44.21,49.63" aspect-ratio="1.29" } <ul><li>These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)</li><li>The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)</li><li>The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)</li><li>The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)</li><li>Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)</li><li>Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)</li><li>Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)</li><li>These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)</li></ul></details> | | AA33 | CORE_V1P05_S3_AA33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="36.71,33.31,44.21,40.81" aspect-ratio="1.29" } <ul><li>These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)</li><li>The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)</li><li>The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)</li><li>The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)</li><li>Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)</li><li>Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)</li><li>Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)</li><li>These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)</li></ul></details> | | AF33 | CORE_V1P05_S3_AF33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,28.61,61.48,36.11" aspect-ratio="1.29" } <ul><li>These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)</li><li>The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)</li><li>The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)</li><li>The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)</li><li>Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)</li><li>Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)</li><li>Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)</li><li>These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)</li></ul></details> | | AG33 | CORE_V1P05_S3_AG33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,29.20,61.48,36.70" aspect-ratio="1.29" } <ul><li>These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)</li><li>The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)</li><li>The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)</li><li>The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)</li><li>Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)</li><li>Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)</li><li>Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)</li><li>These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)</li></ul></details> | | AG35 | CORE_V1P05_S3_AG35 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,29.79,61.48,37.29" aspect-ratio="1.29" } <ul><li>These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)</li><li>The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)</li><li>The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)</li><li>The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)</li><li>Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)</li><li>Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)</li><li>Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)</li><li>These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)</li></ul></details> | | U33 | CORE_V1P05_S3_U33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,30.37,61.48,37.87" aspect-ratio="1.29" } <ul><li>These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)</li><li>The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)</li><li>The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)</li><li>The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)</li><li>Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)</li><li>Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)</li><li>Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)</li><li>These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)</li></ul></details> | | U35 | CORE_V1P05_S3_U35 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,30.96,61.48,38.46" aspect-ratio="1.29" } <ul><li>These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)</li><li>The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)</li><li>The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)</li><li>The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)</li><li>Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)</li><li>Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)</li><li>Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)</li><li>These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)</li></ul></details> | | V33 | CORE_V1P05_S3_V33 | +V1P0S | ❌ | <details><summary>CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="53.98,31.55,61.48,39.05" aspect-ratio="1.29" } <ul><li>These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)</li><li>The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)</li><li>The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)</li><li>The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213">140-0004628</a>, page 213)</li><li>V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet <a href="https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117">140-0004628</a>, page 117)</li><li>Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)</li><li>Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)</li><li>Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)</li><li>Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)</li><li>These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)</li></ul></details> | | A3 | VSS_A3_A3 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | A5 | VSS_A5_A5 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | A6 | VSS_A6_A6 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | A49 | VSS_A49_A49 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | A51 | VSS_A51_A51 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | A52 | VSS_A52_A52 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | B2 | VSS_B2_B2 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | B52 | VSS_B52_B52 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | B53 | VSS_B53_B53 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BE1 | VSS_BE1_BE1 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BE53 | VSS_BE53_BE53 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BG1 | VSS_BG1_BG1 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BG53 | VSS_BG53_BG53 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BH1 | VSS_BH1_BH1 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BH2 | VSS_BH2_BH2 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BH52 | VSS_BH52_BH52 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BH53 | VSS_BH53_BH53 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BJ2 | VSS_BJ2_BJ2 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BJ3 | VSS_BJ3_BJ3 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BJ5 | VSS_BJ5_BJ5 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BJ49 | VSS_BJ49_BJ49 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BJ51 | VSS_BJ51_BJ51 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | BJ52 | VSS_BJ52_BJ52 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | C1 | VSS_C1_C1 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | C53 | VSS_C53_C53 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | E1 | VSS_E1_E1 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | E53 | VSS_E53_E53 | GND | ✅ | VSS ground pins correctly connected to GND net. These are standard ground connections for the SoC. | | B6 | UNCORE_V1P0_G3_B6 | +V1P0A | ✅ | UNCORE_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to uncore logic. | | C5 | UNCORE_V1P0_G3_C5 | +V1P0A | ✅ | UNCORE_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to uncore logic. | | U22 | UNCORE_V1P0_G3_U22 | +V1P0A | ✅ | UNCORE_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to uncore logic. | | V22 | UNCORE_V1P0_G3_V22 | +V1P0A | ✅ | UNCORE_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to uncore logic. | | C3 | USB3_V1P0_G3_C3 | +V1P0A | ✅ | USB3_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to USB3 logic. | | Y19 | USB3_V1P0_G3_Y19 | +V1P0A | ✅ | USB3_V1P0_G3 pins correctly connected to +V1P0A rail. These provide always-on 1.0V power to USB3 logic. | | F1 | RESERVED_F1 | $10N1595 | ✅ | RESERVED_F1 pin connected to DNI test point TP4. This is a reserved pin with test point for debugging purposes. | | M14 | USB_V1P0_S3_M14 | +V1P0S | ✅ | USB_V1P0_S3 pins correctly connected to +V1P0S rail. These power USB interface logic in S3 state and above. | | U18 | USB_V1P0_S3_U18 | +V1P0S | ✅ | USB_V1P0_S3 pins correctly connected to +V1P0S rail. These power USB interface logic in S3 state and above. | | U19 | USB_V1P0_S3_U19 | +V1P0S | ✅ | USB_V1P0_S3 pins correctly connected to +V1P0S rail. These power USB interface logic in S3 state and above. | | N18 | USB_V3P3_G3_N18 | +3VSB | ✅ | USB_V3P3_G3 pins correctly connected to +3VSB rail. These provide always-on 3.3V power to USB interface. | | P18 | USB_V3P3_G3_P18 | +3VSB | ✅ | USB_V3P3_G3 pins correctly connected to +3VSB rail. These provide always-on 3.3V power to USB interface. | | N20 | USB_V1P8_G3_N20 | +V1P8A | ✅ | USB_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to USB interface. | | N22 | PCU_V3P3_G3_N22 | +3VSB | ✅ | PCU_V3P3_G3 pin correctly connected to +3VSB rail. This provides always-on 3.3V power to Platform Controller Unit. | | P22 | RTC_VCC_P22 | +RTCVCC | ✅ | RTC_VCC pin correctly connected to +RTCVCC rail. This provides always-on power to real-time clock. | | U16 | USB_VSSA_U16 | GND | ✅ | USB_VSSA analog ground pin correctly connected to GND net. This provides analog ground reference for USB interface. | | U24 | UNCORE_V1P8_G3_U24 | +V1P8A | ✅ | UNCORE_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to uncore logic. | | U25 | PMU_V1P8_G3_U25 | +V1P8A | ✅ | PMU_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to Power Management Unit. | | U36 | UNCORE_V1P35_S0IX_F4_U36 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX_F4 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic. | | V18 | USB_HSIC_V1P24_G3_V18 | +V1P0A | ✅ | USB_HSIC_V1P24_G3 pin correctly connected to +V1P0A rail. Datasheet explicitly allows this connection when USB HSIC is not used. | | V24 | UNCORE_V1P0_S0IX_V24 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic. | | Y22 | UNCORE_V1P0_S0IX_Y22 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic. | | Y24 | UNCORE_V1P0_S0IX_Y24 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic. | | V25 | PCU_V1P8_G3_V25 | +V1P8A | ✅ | PCU_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to Platform Controller Unit. | | V32 | SVID_V1P0_S3_V32 | +V1P0S | ✅ | SVID_V1P0_S3 pin correctly connected to +V1P0S rail. This powers Serial VID interface logic. | | V36 | UNCORE_V1P35_S0IX_F3_V36 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX_F3 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic. | | AA18 | UNCORE_V1P8_G3_AA18 | +V1P8A | ✅ | UNCORE_V1P8_G3 pin correctly connected to +V1P8A rail. This provides always-on 1.8V power to uncore logic. | | AA25 | UNCORE_V1P35_S0IX_F5_AA25 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX_F5 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic. | | AA36 | DRAM_V1P0_S0IX_AA36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36. | | AJ36 | DRAM_V1P0_S0IX_AJ36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36. | | AK35 | DRAM_V1P0_S0IX_AK35 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36. | | AK36 | DRAM_V1P0_S0IX_AK36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36. | | Y35 | DRAM_V1P0_S0IX_Y35 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36. | | Y36 | DRAM_V1P0_S0IX_Y36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate these pins have different placement requirements than AD35, AF35, AF36. | | AD16 | VSS_AD16 | VCC_VSS_V1P2 | ✅ | VSS pins connected to GND through 0-ohm resistor R216 via VCC_VSS_V1P2 net. This configuration is correct for Bay Trail-I when MIPI CSI is not used. | | AD18 | VSS_AD18 | VCC_VSS_V1P2 | ✅ | VSS pins connected to GND through 0-ohm resistor R216 via VCC_VSS_V1P2 net. This configuration is correct for Bay Trail-I when MIPI CSI is not used. | | AD35 | DRAM_V1P0_S0IX_AD35 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate special placement requirements for capacitors near these pins. | | AF35 | DRAM_V1P0_S0IX_AF35 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate special placement requirements for capacitors near these pins. | | AF36 | DRAM_V1P0_S0IX_AF36 | VCC_DRAM | ✅ | DRAM_V1P0_S0IX pins connected to VCC_DRAM net, which derives from +V1P0S through 0-ohm jumper R265. Text notes indicate special placement requirements for capacitors near these pins. | | AD36 | DRAM_V1P35_S0IX_F1_AD36 | VCC_UNCORE_V1P35 | ✅ | DRAM_V1P35_S0IX_F1 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to DRAM interface. | | BD1 | VGA_V1P35_S3_F1_BD1 | VCC_CRT_V1P35 | ✅ | VGA_V1P35_S3_F1 pin correctly connected to VCC_CRT_V1P35 rail through ferrite bead FB4. This provides filtered 1.35V power to VGA CRT interface. | | AF16 | UNCORE_V1P0_S3_AF16 | +V1P0S | ✅ | UNCORE_V1P0_S3 pins correctly connected to +V1P0S rail. These pins power uncore logic in S3 state and above. | | AF18 | UNCORE_V1P0_S3_AF18 | +V1P0S | ✅ | UNCORE_V1P0_S3 pins correctly connected to +V1P0S rail. These pins power uncore logic in S3 state and above. | | G1 | UNCORE_V1P0_S3_G1 | +V1P0S | ✅ | UNCORE_V1P0_S3 pins correctly connected to +V1P0S rail. These pins power uncore logic in S3 state and above. | | Y18 | UNCORE_V1P0_S3_Y18 | +V1P0S | ✅ | UNCORE_V1P0_S3 pins correctly connected to +V1P0S rail. These pins power uncore logic in S3 state and above. | | AF19 | UNCORE_V1P35_S0IX_F6 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX_F6 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic. | | AF21 | UNCORE_V1P0_S0IX_AF21 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic. | | AG21 | UNCORE_V1P0_S0IX_AG21 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic. | | AG18 | ICLK_V1P35_S3_F2 | VCC_ICLK_V1P35 | ✅ | ICLK_V1P35_S3_F2 pin correctly connected to VCC_ICLK_V1P35 rail through ferrite bead FB5. This provides filtered 1.35V power to integrated clock circuitry. | | AG19 | UNCORE_V1P35_S0IX_F1_AG19 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX_F1 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic. | | AG32 | UNCORE_V1P35_S0IX_F2_AG32 | VCC_UNCORE_V1P35 | ✅ | UNCORE_V1P35_S0IX_F2 pin correctly connected to VCC_UNCORE_V1P35 rail through ferrite bead FB3. This provides filtered 1.35V power to uncore logic. | | AJ18 | DDI_V1P0_S0IX_AJ18 | +V1P0S | ✅ | DDI_V1P0_S0IX pin correctly connected to +V1P0S rail. This powers the digital display interface in S0IX state. | | AJ19 | ICLK_V1P35_S3_F1_AJ19 | VCC_ICLK_V1P35 | ✅ | ICLK_V1P35_S3_F1 pin correctly connected to VCC_ICLK_V1P35 rail through ferrite bead FB5. This provides filtered 1.35V power to integrated clock circuitry. | | BJ6 | VGA_V1P0_S3_BJ6 | +V1P0S | ✅ | VGA_V1P0_S3 pin correctly connected to +V1P0S rail. This powers VGA interface logic. | | AK18 | PCIE_V1P0_S3_AK18 | +V1P0S | ✅ | DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic. | | AK19 | DDI_V1P0_S0IX_AK19 | +V1P0S | ✅ | DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic. | | AK21 | DDI_V1P0_S0IX_AK21 | +V1P0S | ✅ | DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic. | | AM16 | DDI_V1P0_S0IX_AM16 | +V1P0S | ✅ | DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic. | | AM18 | PCIE_V1P0_S3_AM18 | +V1P0S | ✅ | DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic. | | AM21 | PCIE_V1P0_S3_AM21 | +V1P0S | ✅ | DDI_V1P0_S0IX and PCIE_V1P0_S3 pins correctly connected to +V1P0S rail. These power the display interface and PCIe logic. | | AM27 | LPC_V1P8V3P3_S3_AM27 | +VCC3S | ✅ | LPC_V1P8V3P3_S3 pin correctly connected to +VCC3S rail. This provides 3.3V power to the LPC interface. | | AM30 | UNCORE_V1P8_S3_AM30 | +V1P8S | ✅ | UNCORE_V1P8_S3 pins correctly connected to +V1P8S rail. These provide 1.8V power to uncore logic in S3 state and above. | | AN32 | UNCORE_V1P8_S3_AN32 | +V1P8S | ✅ | UNCORE_V1P8_S3 pins correctly connected to +V1P8S rail. These provide 1.8V power to uncore logic in S3 state and above. | | U38 | UNCORE_V1P8_S3_U38 | +V1P8S | ✅ | UNCORE_V1P8_S3 pins correctly connected to +V1P8S rail. These provide 1.8V power to uncore logic in S3 state and above. | | AM32 | HDA_LPE_V1P5V1P8_S3_AM32 | +V1P8S | ✅ | HDA_LPE_V1P5V1P8_S3 pin correctly connected to +V1P8S rail. This provides 1.8V power to HD Audio and Low Power Engine. | | AN16 | VSSA_AN16 | GND | ✅ | VSSA analog ground pin correctly connected to GND net. This provides analog ground reference for the SoC. | | AN18 | PCIE_SATA_V1P0_S3_AN18 | +V1P0S | ✅ | PCIE_SATA_V1P0_S3 pin correctly connected to +V1P0S rail. This powers PCIe and SATA logic. | | AN19 | SATA_V1P0_S3_AN19 | +V1P0S | ✅ | SATA_V1P0_S3 pin correctly connected to +V1P0S rail. This powers SATA interface logic. | | AN21 | PCIE_V1P0_S3_AN21 | +V1P0S | ✅ | PCIE_V1P0_S3 pin correctly connected to +V1P0S rail. This powers PCIe interface logic. | | AN24 | VGA_V3P3_S3_AN24 | +VCC3S | ✅ | VGA_V3P3_S3 pin correctly connected to +VCC3S rail. This provides 3.3V power to VGA interface. | | AN25 | GPIO_V1P0_S3_AN25 | +V1P0S | ✅ | GPIO_V1P0_S3 pin correctly connected to +V1P0S rail. This powers GPIO logic. | | AN27 | SD3_V1P8V3P3_S3_AN27 | +VCC3S | ✅ | SD3_V1P8V3P3_S3 pin correctly connected to +VCC3S rail. This provides 3.3V power to SD card interface. | | AN29 | UNCORE_V1P0_S0IX_AN29 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic. | | AN30 | UNCORE_V1P0_S0IX_AN30 | VCC_VIS_V1P0 | ✅ | UNCORE_V1P0_S0IX pins correctly connected to VCC_VIS_V1P0 rail, which derives from +V1P0S through 0-ohm jumper R222. These pins power visual/graphics uncore logic. | </details> <details> <summary>FB4 - FERRITE_120OHM_3A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/126-0004457) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P35S | ✅ | Input side of ferrite bead, connected to +V1P35S source rail. This connection is correct. | | 2 | 2 | VCC_CRT_V1P35 | ✅ | Output side of ferrite bead, connected to VCC_CRT_V1P35 which supplies the CPU VGA/CRT power domain. This connection is correct. | </details> <details> <summary>FB5 - FERRITE_120OHM_3A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/126-0004457) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P35S | ✅ | Input side of ferrite bead, connected to +V1P35S source rail. This connection is correct. | | 2 | 2 | VCC_ICLK_V1P35 | ✅ | Output side of ferrite bead, connected to VCC_ICLK_V1P35 which supplies the CPU ICLK power domain. This connection is correct. | </details> <details> <summary>FB3 - FERRITE_600OHM_1.3A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/126-0001423) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P35S | ✅ | Input side of ferrite bead, connected to +V1P35S source rail. This connection is correct. | | 2 | 2 | VCC_UNCORE_V1P35 | ✅ | Output side of ferrite bead, connected to VCC_UNCORE_V1P35 which supplies multiple CPU UNCORE and DRAM power pins. This connection is correct. | </details> <details> <summary>R265 - 0 ohm JMPR 1/10W 0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0S | ✅ | This 0-ohm jumper connects the main +V1P0S supply rail to the VCC_DRAM rail, allowing the DRAM domain to be powered from the main 1.0V supply. A text note indicates the DRAM domain draws 2.1A, which should be verified against the jumper's current rating. | | 2 | 2 | VCC_DRAM | ✅ | This 0-ohm jumper connects the main +V1P0S supply rail to the VCC_DRAM rail, allowing the DRAM domain to be powered from the main 1.0V supply. A text note indicates the DRAM domain draws 2.1A, which should be verified against the jumper's current rating. | </details> <details> <summary>R222 - 0 ohm JMPR 1/10W 0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0S | ✅ | This 0-ohm jumper connects the main +V1P0S supply rail to the VCC_VIS_V1P0 rail, allowing the VIS (Visual/Graphics) domain to be powered from the main 1.0V supply. This provides flexibility to isolate the VIS domain if needed by removing the jumper. | | 2 | 2 | VCC_VIS_V1P0 | ✅ | This 0-ohm jumper connects the main +V1P0S supply rail to the VCC_VIS_V1P0 rail, allowing the VIS (Visual/Graphics) domain to be powered from the main 1.0V supply. This provides flexibility to isolate the VIS domain if needed by removing the jumper. | </details> <details> <summary>R216 - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCC_VSS_V1P2 | ✅ | Connected to VCC_VSS_V1P2 net, which connects to CPU VSS ground pins AD16 and AD18. This connection is correct. | | 2 | 2 | GND | ✅ | Connected to GND net. This connection is correct for grounding the CPU VSS pins. | </details> <details> <summary>D7 - D5V0L1B2LP-7B ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.diodes.com/assets/Datasheets/D5V0L1B2LP.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/D5V0L1B2LP-7B) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | N | N | GND | ✅ | TVS diode negative terminal connected to GND, providing the reference for bidirectional transient suppression. | | P | P | +5VSB | ✅ | TVS diode positive terminal connected to +5VSB rail for transient and ESD protection. | </details> <details> <summary>J2 - 258-0004524 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0004524) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Alternate power input pin that would connect to +5VSB rail. Component is marked DNI (Do Not Install). | | 2 | 2 | GND | ✅ | Alternate ground return pin that would connect to GND. Component is marked DNI (Do Not Install). | </details> <details> <summary>J8 - 3430-0212 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3430-0212) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Power input pin connected to +5VSB rail. This is the positive supply input for the standby power. | | 2 | 2 | GND | ✅ | Ground return pin connected to GND. This provides the return path for the standby power. | </details> <details> <summary>CPU1 - INTEL_ATOM_E3825_SOC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A11 | VSS1 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | A15 | VSS2 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | A19 | VSS3 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | A23 | VSS4 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | A27 | VSS5 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | A31 | VSS6 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | A35 | VSS7 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | A39 | VSS8 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | A43 | VSS9 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | A47 | VSS10 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AA1 | VSS11 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AA3 | VSS15 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AA16 | VSS12 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AA19 | VSS13 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AA21 | VSS14 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AA32 | VSS16 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AA35 | VSS17 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AA38 | VSS18 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AA53 | VSS19 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AB4 | VSS21 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AB6 | VSS28 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AB10 | VSS20 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AB41 | VSS22 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AB45 | VSS23 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AB47 | VSS24 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AB48 | VSS25 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AB50 | VSS26 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AB51 | VSS27 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AC16 | VSS29 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AC18 | VSS30 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AC19 | VSS31 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AC21 | VSS32 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AC25 | VSS33 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AC33 | VSS34 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AC35 | VSS35 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AC36 | VSS36 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AC38 | VSS37 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AD7 | VSS44 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AD19 | VSS38 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AD21 | VSS39 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AD25 | VSS40 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AD32 | VSS41 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AD33 | VSS42 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AD47 | VSS43 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE1 | VSS45 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE3 | VSS49 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE4 | VSS50 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE6 | VSS60 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE8 | VSS61 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE9 | VSS62 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE11 | VSS46 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE12 | VSS47 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE14 | VSS48 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE40 | VSS51 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE42 | VSS52 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE43 | VSS53 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE45 | VSS54 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE46 | VSS55 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE48 | VSS56 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE50 | VSS57 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE51 | VSS58 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AE53 | VSS59 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AF10 | VSS63 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AF12 | VSS64 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AF25 | VSS65 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AF32 | VSS66 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AF47 | VSS67 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AG16 | VSS68 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AG25 | VSS69 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AG36 | VSS70 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AG38 | VSS71 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH4 | VSS72 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH6 | VSS110 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH7 | VSS75 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH9 | VSS76 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH41 | VSS73 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH45 | VSS74 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH47 | VSS106 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH48 | VSS107 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH50 | VSS108 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AH51 | VSS109 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ1 | VSS77 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ3 | VSS83 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ16 | VSS78 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ21 | VSS79 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ25 | VSS80 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ27 | VSS81 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ29 | VSS82 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ30 | VSS84 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ32 | VSS85 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ33 | VSS86 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ35 | VSS87 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ38 | VSS88 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AJ53 | VSS89 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AK10 | VSS90 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AK14 | VSS91 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AK16 | VSS92 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AK33 | VSS93 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AK41 | VSS94 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AK44 | VSS95 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM7 | VSS113 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM12 | VSS96 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM19 | VSS97 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM24 | VSS98 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM25 | VSS99 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM29 | VSS100 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM33 | VSS101 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM35 | VSS102 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM36 | VSS103 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM40 | VSS104 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM44 | VSS111 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AM51 | VSS112 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN1 | VSS114 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN3 | VSS119 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN5 | VSS131 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN6 | VSS134 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN8 | VSS135 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN9 | VSS136 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN11 | VSS115 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN12 | VSS116 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN14 | VSS117 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN22 | VSS118 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN33 | VSS120 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN35 | VSS121 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN36 | VSS122 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN38 | VSS123 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN40 | VSS124 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN42 | VSS125 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN43 | VSS126 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN45 | VSS127 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN46 | VSS128 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN48 | VSS129 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN49 | VSS130 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN51 | VSS132 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AN53 | VSS133 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AP40 | VSS137 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT4 | VSS146 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT12 | VSS138 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT16 | VSS139 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT19 | VSS140 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT24 | VSS141 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT27 | VSS142 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT30 | VSS143 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT35 | VSS144 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT38 | VSS145 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT47 | VSS147 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AT52 | VSS148 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AU1 | VSS149 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AU3 | VSS151 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AU24 | VSS150 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AU30 | VSS152 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AU38 | VSS153 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AU51 | VSS154 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV7 | VSS167 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV12 | VSS155 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV13 | VSS156 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV14 | VSS157 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV18 | VSS158 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV19 | VSS159 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV24 | VSS160 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV27 | VSS161 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV30 | VSS162 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV35 | VSS163 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV38 | VSS164 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV47 | VSS165 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AV51 | VSS166 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AW3 | VSS171 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AW13 | VSS168 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AW19 | VSS169 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AW27 | VSS170 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AW35 | VSS172 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AY4 | VSS177 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AY9 | VSS179 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AY10 | VSS173 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AY22 | VSS174 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AY32 | VSS175 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AY36 | VSS176 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | AY50 | VSS178 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BA14 | VSS180 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BA19 | VSS181 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BA22 | VSS182 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BA27 | VSS183 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BA32 | VSS184 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BA35 | VSS185 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BA40 | VSS186 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BA53 | VSS187 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BB19 | VSS188 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BB27 | VSS189 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BB35 | VSS190 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BC20 | VSS191 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BC22 | VSS192 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BC26 | VSS193 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BC28 | VSS194 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BC32 | VSS195 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BC34 | VSS196 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BC42 | VSS197 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BD19 | VSS198 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BD24 | VSS199 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BD27 | VSS200 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BD30 | VSS201 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BD35 | VSS202 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BE2 | VSS204 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BE8 | VSS206 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BE19 | VSS203 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BE35 | VSS205 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BF4 | VSS213 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BF12 | VSS207 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BF16 | VSS208 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BF24 | VSS209 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BF30 | VSS211 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BF36 | VSS212 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BF38 | VSS210 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BG31 | VSS214 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BG34 | VSS215 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BG39 | VSS216 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BG42 | VSS217 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BG45 | VSS218 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BG49 | VSS219 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ7 | VSS230 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ11 | VSS220 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ15 | VSS221 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ19 | VSS222 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ23 | VSS223 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ27 | VSS224 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ31 | VSS225 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ35 | VSS226 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ39 | VSS227 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ43 | VSS228 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | BJ47 | VSS229 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | C14 | VSS231 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | C31 | VSS232 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | C34 | VSS233 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | C39 | VSS234 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | C42 | VSS235 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | C45 | VSS236 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | C49 | VSS237 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | D12 | VSS238 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | D16 | VSS239 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | D24 | VSS240 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | D30 | VSS241 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | D36 | VSS242 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | D38 | VSS243 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | E8 | VSS246 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | E19 | VSS244 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | E35 | VSS245 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | F2 | VSS248 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | F5 | VSS253 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | F7 | VSS254 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | F19 | VSS247 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | F24 | VSS249 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | F27 | VSS250 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | F30 | VSS251 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | F35 | VSS252 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | G10 | VSS255 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | G20 | VSS256 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | G22 | VSS257 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | G26 | VSS258 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | G28 | VSS259 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | G32 | VSS260 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | G34 | VSS261 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | G42 | VSS262 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | H19 | VSS263 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | H27 | VSS264 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | H35 | VSS265 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | J1 | VSS266 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | J16 | VSS267 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | J19 | VSS268 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | J22 | VSS269 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | J27 | VSS270 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | J32 | VSS271 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | J35 | VSS272 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | J40 | VSS273 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | J53 | VSS274 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | K4 | VSS279 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | K9 | VSS281 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | K14 | VSS275 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | K22 | VSS276 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | K32 | VSS277 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | K36 | VSS278 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | K50 | VSS280 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | L13 | VSS282 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | L19 | VSS283 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | L27 | VSS284 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | L35 | VSS285 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M19 | VSS286 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M26 | VSS287 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M27 | VSS288 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M28 | VSS105 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M34 | VSS289 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M35 | VSS290 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M38 | VSS291 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M44 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M45 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M47 | VSS292 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M48 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M50 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | M51 | VSS293 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N1 | VSS294 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N3 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N16 | VSS295 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N18 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N20 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N22 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N26 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N28 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N30 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N38 | VSS296 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | N51 | VSS297 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P2 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P3 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P4 | VSS306 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P9 | VSS309 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P10 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P12 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P13 | VSS298 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P14 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P16 | VSS299 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P19 | VSS300 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P20 | VSS301 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P22 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P24 | VSS302 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P26 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P28 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P30 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P32 | VSS303 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P35 | VSS304 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P38 | VSS305 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P40 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P41 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P44 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P47 | VSS307 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P48 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P50 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | P52 | VSS308 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | T4 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | T6 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | T7 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | T9 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | T10 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | T12 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | T13 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | T14 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | T40 | VSS310 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U1 | VSS311 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U3 | VSS316 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U5 | VSS326 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U6 | VSS329 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U8 | VSS330 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U9 | VSS331 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U11 | VSS312 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U12 | VSS313 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U14 | VSS314 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U16 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U18 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U21 | VSS315 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U22 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U24 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U25 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U27 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U30 | VSS317 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U32 | VSS318 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U33 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U36 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U38 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U40 | VSS319 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U42 | VSS320 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U43 | VSS321 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U45 | VSS322 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U46 | VSS323 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U48 | VSS324 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U49 | VSS325 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U51 | VSS327 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | U53 | VSS328 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V7 | VSS340 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V9 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V10 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V12 | VSS332 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V13 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V14 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V16 | VSS333 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V18 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V19 | VSS334 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V21 | VSS335 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V22 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V24 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V25 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V32 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V35 | VSS336 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V38 | | | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V40 | VSS337 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V44 | VSS338 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | V51 | VSS339 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y7 | VSS349 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y9 | VSS350 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y10 | VSS341 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y14 | VSS342 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y16 | VSS343 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y21 | VSS344 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y25 | VSS345 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y33 | VSS346 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y41 | VSS347 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | | Y44 | VSS348 | GND | ✅ | All VSS ground pins are correctly connected to the GND net. These pins provide the ground reference for the Intel Atom E3825 SoC and are essential for proper operation. | </details> <details> <summary>MEM2 - MICRON MT41K256M16HA ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/374/MT41K256M16_MT41K1G4_MT41K512M8_DS.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/MT41K256M16HA-125:E) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | VDDQ1 | +VDIMM | ✅ | VDDQ1 power supply pin connected to +VDIMM, providing 1.35V DDR3L power for I/O. | | A2 | DQU5 | M_DATA_A15 | ✅ | DQ13 data pin connected to M_DATA_A15, part of the upper byte data bus. | | A3 | DQU7 | M_DATA_A14 | ✅ | DQ15 data pin connected to M_DATA_A14, part of the upper byte data bus. | | A7 | DQU4 | M_DATA_A13 | ✅ | DQ12 data pin connected to M_DATA_A13, part of the upper byte data bus. | | A8 | VDDQ5 | +VDIMM | ✅ | VDDQ5 power supply pin connected to +VDIMM. | | A9 | VSS9 | GND | ✅ | VSS9 ground pin connected to GND. | | B1 | VSSQ1 | GND | ✅ | VSSQ1 ground pin connected to GND, providing isolated ground for DQ signals. | | B2 | VDD8 | +VDIMM | ✅ | VDD8 power supply pin connected to +VDIMM. | | B3 | VSS6 | GND | ✅ | VSS6 ground pin connected to GND. | | B7 | /DQSU | M_DQS_A_N1 | ✅ | UDQS# (upper byte data strobe complement) connected to M_DQS_A_N1, forming differential pair with UDQS. | | B8 | DQU6 | M_DATA_A12 | ✅ | DQ14 data pin connected to M_DATA_A12, part of the upper byte data bus. | | B9 | VSSQ7 | GND | ✅ | VSSQ7 ground pin connected to GND. | | C1 | VDDQ2 | +VDIMM | ✅ | VDDQ2 power supply pin connected to +VDIMM. | | C2 | DQU3 | M_DATA_A11 | ✅ | DQ11 data pin connected to M_DATA_A11, part of the upper byte data bus. | | C3 | DQU1 | M_DATA_A10 | ✅ | DQ9 data pin connected to M_DATA_A10, part of the upper byte data bus. | | C7 | DQSU | M_DQS_A_P1 | ✅ | UDQS (upper byte data strobe) connected to M_DQS_A_P1, forming differential pair with UDQS#. | | C8 | DQU2 | M_DATA_A8 | ✅ | DQ10 data pin connected to M_DATA_A8, part of the upper byte data bus. | | C9 | VDDQ6 | +VDIMM | ✅ | VDDQ6 power supply pin connected to +VDIMM. | | D1 | VSSQ2 | GND | ✅ | VSSQ2 ground pin connected to GND. | | D2 | VDDQ9 | +VDIMM | ✅ | VDDQ9 power supply pin connected to +VDIMM. | | D3 | DMU | M_DM_A1 | ✅ | UDM (upper byte data mask) connected to M_DM_A1, controls write data masking for upper byte. | | D7 | DQU0 | M_DATA_A9 | ✅ | DQ8 data pin connected to M_DATA_A9, part of the upper byte data bus. | | D8 | VSSQ5 | GND | ✅ | VSSQ5 ground pin connected to GND. | | D9 | VDD4 | +VDIMM | ✅ | VDD4 power supply pin connected to +VDIMM. | | E1 | VSS1 | GND | ✅ | VSS1 ground pin connected to GND. | | E2 | VSSQ4 | GND | ✅ | VSSQ4 ground pin connected to GND. | | E3 | DQL0 | M_DATA_A0 | ✅ | DQ0 data pin connected to M_DATA_A0, part of the lower byte data bus. | | E7 | DML | M_DM_A0 | ✅ | LDM (lower byte data mask) connected to M_DM_A0, controls write data masking for lower byte. | | E8 | VSSQ6 | GND | ✅ | VSSQ6 ground pin connected to GND. | | E9 | VDDQ7 | +VDIMM | ✅ | VDDQ7 power supply pin connected to +VDIMM. | | F1 | VDDQ3 | +VDIMM | ✅ | VDDQ3 power supply pin connected to +VDIMM. | | F2 | DQL2 | M_DATA_A2 | ✅ | DQ2 data pin connected to M_DATA_A2, part of the lower byte data bus. | | F3 | DQSL | M_DQS_A_P0 | ✅ | LDQS (lower byte data strobe) connected to M_DQS_A_P0, forming differential pair with LDQS#. | | F7 | DQL1 | M_DATA_A1 | ✅ | DQ1 data pin connected to M_DATA_A1, part of the lower byte data bus. | | F8 | DQL3 | M_DATA_A3 | ✅ | DQ3 data pin connected to M_DATA_A3, part of the lower byte data bus. | | F9 | VSSQ8 | GND | ✅ | VSSQ8 ground pin connected to GND. | | G1 | VSSQ3 | GND | ✅ | VSSQ3 ground pin connected to GND. | | G2 | DQL6 | M_DATA_A6 | ✅ | DQ6 data pin connected to M_DATA_A6, part of the lower byte data bus. | | G3 | /DQSL | M_DQS_A_N0 | ✅ | LDQS# (lower byte data strobe complement) connected to M_DQS_A_N0, forming differential pair with LDQS. | | G7 | VDD1 | +VDIMM | ✅ | VDD1 power supply pin connected to +VDIMM. | | G8 | VSS7 | GND | ✅ | VSS7 ground pin connected to GND. | | G9 | VSSQ9 | GND | ✅ | VSSQ9 ground pin connected to GND. | | H1 | VREFDQ | SM_VREF_DQ1_A | ✅ | VREFDQ reference voltage pin connected to SM_VREF_DQ1_A, which is generated by a resistor divider to provide 0.5 × VDIMM. | | H2 | VDDQ4 | +VDIMM | ✅ | VDDQ4 power supply pin connected to +VDIMM. | | H3 | DQL4 | M_DATA_A4 | ✅ | DQ4 data pin connected to M_DATA_A4, part of the lower byte data bus. | | H7 | DQL7 | M_DATA_A7 | ✅ | DQ7 data pin connected to M_DATA_A7, part of the lower byte data bus. | | H8 | DQL5 | M_DATA_A5 | ✅ | DQ5 data pin connected to M_DATA_A5, part of the lower byte data bus. | | H9 | VDDQ8 | +VDIMM | ✅ | VDDQ8 power supply pin connected to +VDIMM. | | J1 | NC1__ODT1_ | | ✅ | NC (No Connect) pin, correctly left unconnected. | | J2 | VSS5 | GND | ✅ | VSS5 ground pin connected to GND. | | J3 | /RAS | M_RAS_A_L | ✅ | RAS# (row address strobe) command input connected to M_RAS_A_L. | | J7 | CK | M_CLK_A_P0 | ✅ | CK (differential clock input) connected to M_CLK_A_P0, forming differential pair with CK#. | | J8 | VSS8 | GND | ✅ | VSS8 ground pin connected to GND. | | J9 | NC3__CKE1_ | | ✅ | NC (No Connect) pin, correctly left unconnected. | | K1 | ODT | M_ODT_A0 | ✅ | ODT (on-die termination) control input connected to M_ODT_A0. | | K2 | VDD9 | +VDIMM | ✅ | VDD9 power supply pin connected to +VDIMM. | | K3 | /CAS | M_CAS_A_L | ✅ | CAS# (column address strobe) command input connected to M_CAS_A_L. | | K7 | /CK | M_CLK_A_N0 | ✅ | CK# (differential clock input complement) connected to M_CLK_A_N0, forming differential pair with CK. | | K8 | VDD2 | +VDIMM | ✅ | VDD2 power supply pin connected to +VDIMM. | | K9 | CKE | M_CKE_A0 | ✅ | CKE (clock enable) input connected to M_CKE_A0. | | L1 | NC2__/CS1_ | | ✅ | NC (No Connect) pin, correctly left unconnected. | | L2 | /CS | M_CS_A_L0 | ✅ | CS# (chip select) command input connected to M_CS_A_L0. | | L3 | /WE | M_WE_A_L | ✅ | WE# (write enable) command input connected to M_WE_A_L. | | L7 | A10_AP_ | M_MA_A10 | ✅ | A10/AP (address input A10 with auto precharge function) connected to M_MA_A10. | | L8 | ZQ | M_ZQ1 | ✅ | ZQ calibration pin connected to M_ZQ1, which connects through R140 (240 ohm) to GND for output driver calibration. | | L9 | NC4__ZQ1_ | | ✅ | NC (No Connect) pin, correctly left unconnected. | | M1 | VSS2 | GND | ✅ | VSS2 ground pin connected to GND. | | M2 | BA0 | M_BS_A0 | ✅ | BA0 (bank address bit 0) input connected to M_BS_A0. | | M3 | BA2 | M_BS_A2 | ✅ | BA2 (bank address bit 2) input connected to M_BS_A2. | | M7 | NC5 | | ✅ | NC (No Connect) pin, correctly left unconnected. | | M8 | VREFCA | SM_VREF_CA1_A | ✅ | VREFCA reference voltage pin connected to SM_VREF_CA1_A, which is generated by a resistor divider to provide 0.5 × VDIMM. | | M9 | VSS10 | GND | ✅ | VSS10 ground pin connected to GND. | | N1 | VDD6 | +VDIMM | ✅ | VDD6 power supply pin connected to +VDIMM. | | N2 | A3 | M_MA_A3 | ✅ | A3 (address input bit 3) connected to M_MA_A3. | | N3 | A0 | M_MA_A0 | ✅ | A0 (address input bit 0) connected to M_MA_A0. | | N7 | A12_/BC_ | M_MA_A12 | ✅ | A12/BC# (address input A12 with burst chop function) connected to M_MA_A12. | | N8 | BA1 | M_BS_A1 | ✅ | BA1 (bank address bit 1) input connected to M_BS_A1. | | N9 | VDD3 | +VDIMM | ✅ | VDD3 power supply pin connected to +VDIMM. | | P1 | VSS3 | GND | ✅ | VSS3 ground pin connected to GND. | | P2 | A5 | M_MA_A5 | ✅ | A5 (address input bit 5) connected to M_MA_A5. | | P3 | A2 | M_MA_A2 | ✅ | A2 (address input bit 2) connected to M_MA_A2. | | P7 | A1 | M_MA_A1 | ✅ | A1 (address input bit 1) connected to M_MA_A1. | | P8 | A4 | M_MA_A4 | ✅ | A4 (address input bit 4) connected to M_MA_A4. | | P9 | VSS11 | GND | ✅ | VSS11 ground pin connected to GND. | | R1 | VDD7 | +VDIMM | ✅ | VDD7 power supply pin connected to +VDIMM. | | R2 | A7 | M_MA_A7 | ✅ | A7 (address input bit 7) connected to M_MA_A7. | | R3 | A9 | M_MA_A9 | ✅ | A9 (address input bit 9) connected to M_MA_A9. | | R7 | A11 | M_MA_A11 | ✅ | A11 (address input bit 11) connected to M_MA_A11. | | R8 | A6 | M_MA_A6 | ✅ | A6 (address input bit 6) connected to M_MA_A6. | | R9 | VDD5 | +VDIMM | ✅ | VDD5 power supply pin connected to +VDIMM. | | T1 | VSS4 | GND | ✅ | VSS4 ground pin connected to GND. | | T2 | /RESET | M_A_RST_L | ✅ | RESET# (active low reset) input connected to M_A_RST_L through R353 (0 ohm). | | T3 | A13 | M_MA_A13 | ✅ | A13 (address input bit 13) connected to M_MA_A13. | | T7 | A14 | M_MA_A14 | ✅ | A14 (address input bit 14) connected to M_MA_A14. | | T8 | A8 | M_MA_A8 | ✅ | A8 (address input bit 8) connected to M_MA_A8. | | T9 | VSS12 | GND | ✅ | VSS12 ground pin connected to GND. | </details> <details> <summary>MEM3 - MT41K256M16HA-125:E ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/374/MT41K256M16_MT41K1G4_MT41K512M8_DS.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/MT41K256M16HA-125:E) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | VDDQ1 | +VDIMM | ✅ | VDDQ1 power supply pin correctly connected to +VDIMM rail. | | A2 | DQU5 | M_DATA_A30 | ✅ | DQU5 data pin correctly connected to bit 30 of the memory data bus. | | A3 | DQU7 | M_DATA_A31 | ✅ | DQU7 data pin correctly connected to bit 31 of the memory data bus. | | A7 | DQU4 | M_DATA_A25 | ✅ | DQU4 data pin correctly connected to bit 25 of the memory data bus. | | A8 | VDDQ5 | +VDIMM | ✅ | VDDQ5 power supply pin correctly connected to +VDIMM rail. | | A9 | VSS9 | GND | ✅ | VSS9 ground pin correctly connected to GND. | | B1 | VSSQ1 | GND | ✅ | VSSQ1 ground pin correctly connected to GND. | | B2 | VDD8 | +VDIMM | ✅ | VDD8 power supply pin correctly connected to +VDIMM rail. | | B3 | VSS6 | GND | ✅ | VSS6 ground pin correctly connected to GND. | | B7 | /DQSU | M_DQS_A_N3 | ✅ | UDQS# (upper byte data strobe complement) correctly connected to differential strobe signal. | | B8 | DQU6 | M_DATA_A24 | ✅ | DQU6 data pin correctly connected to bit 24 of the memory data bus. | | B9 | VSSQ7 | GND | ✅ | VSSQ7 ground pin correctly connected to GND. | | C1 | VDDQ2 | +VDIMM | ✅ | VDDQ2 power supply pin correctly connected to +VDIMM rail. | | C2 | DQU3 | M_DATA_A27 | ✅ | DQU3 data pin correctly connected to bit 27 of the memory data bus. | | C3 | DQU1 | M_DATA_A26 | ✅ | DQU1 data pin correctly connected to bit 26 of the memory data bus. | | C7 | DQSU | M_DQS_A_P3 | ✅ | UDQS (upper byte data strobe) correctly connected to differential strobe signal. | | C8 | DQU2 | M_DATA_A28 | ✅ | DQU2 data pin correctly connected to bit 28 of the memory data bus. | | C9 | VDDQ6 | +VDIMM | ✅ | VDDQ6 power supply pin correctly connected to +VDIMM rail. | | D1 | VSSQ2 | GND | ✅ | VSSQ2 ground pin correctly connected to GND. | | D2 | VDDQ9 | +VDIMM | ✅ | VDDQ9 power supply pin correctly connected to +VDIMM rail. | | D3 | DMU | M_DM_A3 | ✅ | UDM (upper byte data mask) correctly connected to data mask signal for upper byte. | | D7 | DQU0 | M_DATA_A29 | ✅ | DQU0 data pin correctly connected to bit 29 of the memory data bus. | | D8 | VSSQ5 | GND | ✅ | VSSQ5 ground pin correctly connected to GND. | | D9 | VDD4 | +VDIMM | ✅ | VDD4 power supply pin correctly connected to +VDIMM rail. | | E1 | VSS1 | GND | ✅ | VSS1 ground pin correctly connected to GND. | | E2 | VSSQ4 | GND | ✅ | VSSQ4 ground pin correctly connected to GND. | | E3 | DQL0 | M_DATA_A16 | ✅ | DQL0 data pin correctly connected to bit 16 of the memory data bus. | | E7 | DML | M_DM_A2 | ✅ | LDM (lower byte data mask) correctly connected to data mask signal for lower byte. | | E8 | VSSQ6 | GND | ✅ | VSSQ6 ground pin correctly connected to GND. | | E9 | VDDQ7 | +VDIMM | ✅ | VDDQ7 power supply pin correctly connected to +VDIMM rail. | | F1 | VDDQ3 | +VDIMM | ✅ | VDDQ3 power supply pin correctly connected to +VDIMM rail. | | F2 | DQL2 | M_DATA_A18 | ✅ | DQL2 data pin correctly connected to bit 18 of the memory data bus. | | F3 | DQSL | M_DQS_A_P2 | ✅ | LDQS (lower byte data strobe) correctly connected to differential strobe signal. | | F7 | DQL1 | M_DATA_A17 | ✅ | DQL1 data pin correctly connected to bit 17 of the memory data bus. | | F8 | DQL3 | M_DATA_A19 | ✅ | DQL3 data pin correctly connected to bit 19 of the memory data bus. | | F9 | VSSQ8 | GND | ✅ | VSSQ8 ground pin correctly connected to GND. | | G1 | VSSQ3 | GND | ✅ | VSSQ3 ground pin correctly connected to GND. | | G2 | DQL6 | M_DATA_A22 | ✅ | DQL6 data pin correctly connected to bit 22 of the memory data bus. | | G3 | /DQSL | M_DQS_A_N2 | ✅ | LDQS# (lower byte data strobe complement) correctly connected to differential strobe signal. | | G7 | VDD1 | +VDIMM | ✅ | VDD1 power supply pin correctly connected to +VDIMM rail. | | G8 | VSS7 | GND | ✅ | VSS7 ground pin correctly connected to GND. | | G9 | VSSQ9 | GND | ✅ | VSSQ9 ground pin correctly connected to GND. | | H1 | VREFDQ | SM_VREF_DQ1_A | ✅ | VREFDQ reference voltage correctly connected to generated reference voltage for data bus. | | H2 | VDDQ4 | +VDIMM | ✅ | VDDQ4 power supply pin correctly connected to +VDIMM rail. | | H3 | DQL4 | M_DATA_A20 | ✅ | DQL4 data pin correctly connected to bit 20 of the memory data bus. | | H7 | DQL7 | M_DATA_A23 | ✅ | DQL7 data pin correctly connected to bit 23 of the memory data bus. | | H8 | DQL5 | M_DATA_A21 | ✅ | DQL5 data pin correctly connected to bit 21 of the memory data bus. | | H9 | VDDQ8 | +VDIMM | ✅ | VDDQ8 power supply pin correctly connected to +VDIMM rail. | | J1 | NC1__ODT1_ | | ✅ | NC1 (no connect) pin correctly left unconnected for single-rank configuration. | | J2 | VSS5 | GND | ✅ | VSS5 ground pin correctly connected to GND. | | J3 | /RAS | M_RAS_A_L | ✅ | RAS# (row address strobe) command input correctly connected to memory controller. | | J7 | CK | M_CLK_A_P0 | ✅ | CK (differential clock input) correctly connected to positive clock signal. | | J8 | VSS8 | GND | ✅ | VSS8 ground pin correctly connected to GND. | | J9 | NC3__CKE1_ | | ✅ | NC3 (no connect) pin correctly left unconnected for single-rank configuration. | | K1 | ODT | M_ODT_A0 | ✅ | ODT (on-die termination) control input correctly connected to memory controller. | | K2 | VDD9 | +VDIMM | ✅ | VDD9 power supply pin correctly connected to +VDIMM rail. | | K3 | /CAS | M_CAS_A_L | ✅ | CAS# (column address strobe) command input correctly connected to memory controller. | | K7 | /CK | M_CLK_A_N0 | ✅ | CK# (differential clock complement) correctly connected to negative clock signal. | | K8 | VDD2 | +VDIMM | ✅ | VDD2 power supply pin correctly connected to +VDIMM rail. | | K9 | CKE | M_CKE_A0 | ✅ | CKE (clock enable) input correctly connected to memory controller. | | L1 | NC2__/CS1_ | | ✅ | NC2 (no connect) pin correctly left unconnected for single-rank configuration. | | L2 | /CS | M_CS_A_L0 | ✅ | CS# (chip select) command input correctly connected to memory controller. | | L3 | /WE | M_WE_A_L | ✅ | WE# (write enable) command input correctly connected to memory controller. | | L7 | A10_AP_ | M_MA_A10 | ✅ | A10/AP (address input with auto precharge) correctly connected to memory controller. | | L8 | ZQ | M_ZQ2 | ✅ | ZQ calibration pin correctly connected to 240Ω resistor to ground. | | L9 | NC4__ZQ1_ | | ✅ | NC4 (no connect) pin correctly left unconnected for single-rank configuration. | | M1 | VSS2 | GND | ✅ | VSS2 ground pin correctly connected to GND. | | M2 | BA0 | M_BS_A0 | ✅ | BA0 (bank address bit 0) correctly connected to memory controller. | | M3 | BA2 | M_BS_A2 | ✅ | BA2 (bank address bit 2) correctly connected to memory controller. | | M7 | NC5 | | ✅ | NC5 (no connect) pin correctly left unconnected. | | M8 | VREFCA | SM_VREF_CA1_A | ✅ | VREFCA reference voltage correctly connected to generated reference voltage for command/address bus. | | M9 | VSS10 | GND | ✅ | VSS10 ground pin correctly connected to GND. | | N1 | VDD6 | +VDIMM | ✅ | VDD6 power supply pin correctly connected to +VDIMM rail. | | N2 | A3 | M_MA_A3 | ✅ | A3 (address input bit 3) correctly connected to memory controller. | | N3 | A0 | M_MA_A0 | ✅ | A0 (address input bit 0) correctly connected to memory controller. | | N7 | A12_/BC_ | M_MA_A12 | ✅ | A12/BC# (address input with burst chop) correctly connected to memory controller. | | N8 | BA1 | M_BS_A1 | ✅ | BA1 (bank address bit 1) correctly connected to memory controller. | | N9 | VDD3 | +VDIMM | ✅ | VDD3 power supply pin correctly connected to +VDIMM rail. | | P1 | VSS3 | GND | ✅ | VSS3 ground pin correctly connected to GND. | | P2 | A5 | M_MA_A5 | ✅ | A5 (address input bit 5) correctly connected to memory controller. | | P3 | A2 | M_MA_A2 | ✅ | A2 (address input bit 2) correctly connected to memory controller. | | P7 | A1 | M_MA_A1 | ✅ | A1 (address input bit 1) correctly connected to memory controller. | | P8 | A4 | M_MA_A4 | ✅ | A4 (address input bit 4) correctly connected to memory controller. | | P9 | VSS11 | GND | ✅ | VSS11 ground pin correctly connected to GND. | | R1 | VDD7 | +VDIMM | ✅ | VDD7 power supply pin correctly connected to +VDIMM rail. | | R2 | A7 | M_MA_A7 | ✅ | A7 (address input bit 7) correctly connected to memory controller. | | R3 | A9 | M_MA_A9 | ✅ | A9 (address input bit 9) correctly connected to memory controller. | | R7 | A11 | M_MA_A11 | ✅ | A11 (address input bit 11) correctly connected to memory controller. | | R8 | A6 | M_MA_A6 | ✅ | A6 (address input bit 6) correctly connected to memory controller. | | R9 | VDD5 | +VDIMM | ✅ | VDD5 power supply pin correctly connected to +VDIMM rail. | | T1 | VSS4 | GND | ✅ | VSS4 ground pin correctly connected to GND. | | T2 | /RESET | M_A_RST_L | ✅ | RESET# (active low reset) correctly connected to memory controller reset signal. | | T3 | A13 | M_MA_A13 | ✅ | A13 (address input bit 13) correctly connected to memory controller. | | T7 | A14 | M_MA_A14 | ✅ | A14 (address input bit 14) correctly connected to memory controller. | | T8 | A8 | M_MA_A8 | ✅ | A8 (address input bit 8) correctly connected to memory controller. | | T9 | VSS12 | GND | ✅ | VSS12 ground pin correctly connected to GND. | </details> <details> <summary>R326 - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND to form the lower part of the VREFCA voltage divider. | | 2 | 2 | SM_VREF_CA1_A | ✅ | Connected to SM_VREF_CA1_A, completing the voltage divider for VREFCA generation. | </details> <details> <summary>C344 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SM_VREF_CA1_A | ✅ | Connected to SM_VREF_CA1_A to provide additional AC filtering for the reference voltage. | | 2 | 2 | GND | ✅ | Connected to GND, completing the decoupling capacitor configuration. | </details> <details> <summary>C133 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SM_VREF_CA1_A | ✅ | Connected to SM_VREF_CA1_A to provide AC filtering for the reference voltage. | | 2 | 2 | GND | ✅ | Connected to GND, completing the decoupling capacitor configuration. | </details> <details> <summary>R144 - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Connected to +VDIMM to form the upper part of a voltage divider for VREFCA generation. | | 2 | 2 | SM_VREF_CA1_A | ✅ | Connected to SM_VREF_CA1_A, providing the reference voltage to memory chips MEM2 and MEM3. | </details> <details> <summary>R310 - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Pull-up resistor for VREFDQ voltage divider, correctly connected to +VDIMM supply. | | 2 | 2 | SM_VREF_DQ1_A | ✅ | Connected to VREFDQ reference voltage net, correctly positioned in voltage divider. | </details> <details> <summary>R325 - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pull-down resistor for VREFDQ voltage divider, correctly connected to ground. | | 2 | 2 | SM_VREF_DQ1_A | ✅ | Connected to VREFDQ reference voltage net, correctly positioned in voltage divider. | </details> <details> <summary>C124 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SM_VREF_DQ1_A | ✅ | Decoupling capacitor for VREFDQ reference voltage, correctly connected. | | 2 | 2 | GND | ✅ | Ground connection for decoupling capacitor, correctly connected. | </details> <details> <summary>C329 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | SM_VREF_DQ1_A | ✅ | Decoupling capacitor for VREFDQ reference voltage, correctly connected. | | 2 | 2 | GND | ✅ | Ground connection for decoupling capacitor, correctly connected. | </details> <details> <summary>R140 - 240 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001971) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | M_ZQ1 | ✅ | Connected to M_ZQ1 net, which connects to the ZQ calibration pin of MEM2. This provides the external reference for output driver impedance calibration. | | 2 | 2 | GND | ✅ | Connected to GND, providing the ground reference for the ZQ calibration resistor. | </details> <details> <summary>R327 - 240 ohm 1% 1/10W 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001971) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | M_ZQ2 | ✅ | Connected to ZQ calibration pin of MEM3 (DDR3L memory). This is the correct connection for the ZQ calibration resistor. | | 2 | 2 | GND | ✅ | Connected to ground (GND). This completes the ZQ calibration circuit correctly. | </details> <details> <summary>R353 - RES_0Ohm_1%_1/10W_0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | M_A_DRAMRST_L | ✅ | Pin 1 connects to M_A_DRAMRST_L, which is the DRAM reset signal from the memory controller. This 0-ohm resistor acts as a series jumper to route the reset signal to the memory chips. | | 2 | 2 | M_A_RST_L | ✅ | Pin 2 connects to M_A_RST_L, which drives the /RESET pins of both MEM2 and MEM3 memory chips. The connection correctly provides the reset signal to both DDR3 memory devices. | </details> <details> <summary>C374 - 10pF 5% 50V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001076) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 connects to GND. This capacitor is marked DNI and would provide one side of a filter capacitor connection if installed. | | 2 | 2 | M_A_RST_L | ✅ | Pin 2 connects to M_A_RST_L, the memory reset signal. This DNI capacitor would provide optional high-frequency filtering on the reset line if installed. | </details> <details> <summary>C331 - 3.3pF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0004462) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | M_CLK_A_N0 | ✅ | This 3.3pF capacitor is connected across the differential DDR3 clock pair (M_CLK_A_P0 and M_CLK_A_N0) that drives memory devices MEM2 and MEM3. The component is marked DNI (Do Not Install), indicating it is an optional signal integrity tuning component. | | 2 | 2 | M_CLK_A_P0 | ✅ | This 3.3pF capacitor is connected across the differential DDR3 clock pair (M_CLK_A_P0 and M_CLK_A_N0) that drives memory devices MEM2 and MEM3. The component is marked DNI (Do Not Install), indicating it is an optional signal integrity tuning component. | </details> <details> <summary>R118 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 10K pull-down resistor for E0 address pin of U33 EEPROM, marked DNI. Connects DDR_E0 to GND. | | 2 | 2 | DDR_E0 | ✅ | 10K pull-down resistor for E0 address pin of U33 EEPROM, marked DNI. Connects DDR_E0 to GND. | </details> <details> <summary>R123 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 10K pull-down resistor for E1 address pin of U33 EEPROM, marked DNI. Connects DDR_E1 to GND. | | 2 | 2 | DDR_E1 | ✅ | 10K pull-down resistor for E1 address pin of U33 EEPROM, marked DNI. Connects DDR_E1 to GND. | </details> <details> <summary>R121 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_WP_A | ✅ | 0-ohm resistor option to pull WC pin high for write protection, marked DNI. Connects DDR_WP_A to +VCC3. | | 2 | 2 | +VCC3 | ✅ | 0-ohm resistor option to pull WC pin high for write protection, marked DNI. Connects DDR_WP_A to +VCC3. | </details> <details> <summary>R122 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_WP_A | ✅ | 0-ohm resistor option to pull WC pin low to enable writes, marked DNI. Connects DDR_WP_A to GND. | | 2 | 2 | GND | ✅ | 0-ohm resistor option to pull WC pin low to enable writes, marked DNI. Connects DDR_WP_A to GND. | </details> <details> <summary>C287 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 0.1uF decoupling capacitor for +VCC3 supply rail, located near U33 EEPROM. Connects +VCC3 to GND. | | 2 | 2 | +VCC3 | ✅ | 0.1uF decoupling capacitor for +VCC3 supply rail, located near U33 EEPROM. Connects +VCC3 to GND. | </details> <details> <summary>U33 - M24C02-WMN6TP-X ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/M24C02-WMN6TP-X) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | E0 | DDR_E0 | ✅ | E0 address input pin connected to DDR_E0 net with optional pull-down resistor R118 (DNI) to GND. This configures the LSB of the I2C device address. | | 2 | E1 | DDR_E1 | ✅ | E1 address input pin connected to DDR_E1 net with optional pull-down resistor R123 (DNI) to GND. This configures the middle bit of the I2C device address. | | 3 | E2 | GND | ✅ | E2 address input pin connected directly to GND. This sets the MSB of the I2C device address to logic 0. | | 4 | GND | GND | ✅ | GND pin connected to ground plane. This provides the ground reference for the EEPROM. | | 5 | SDA | DDR_SMB_DATA | ✅ | SDA pin connected to DDR_SMB_DATA net. This is the I2C data line for communication with the EEPROM. | | 6 | SCL | DDR_SMB_CLK | ✅ | SCL pin connected to DDR_SMB_CLK net. This is the I2C clock line for communication with the EEPROM. | | 7 | ~WC | DDR_WP_A | ✅ | WC (Write Control) pin connected to DDR_WP_A net with configuration options via R121 (pull to VCC3, DNI) or R122 (pull to GND, DNI). This allows field-configurable write protection. | | 8 | VCC | +VCC3 | ✅ | VCC pin connected to +VCC3 supply rail. This provides 3.3V power to the EEPROM. | </details> <details> <summary>FL1 - 3750-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3750-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | CH1-IN | SD3_CD# | ✅ | CH1-IN connected to SD3_CD# (card detect input). This channel filters the card detect signal before it reaches the SD card connector. | | 2 | CH2-IN | SD3_D2 | ✅ | CH2-IN connected to SD3_D2 (data line 2 input). This channel filters data line 2 before it reaches the SD card connector. | | 3 | CH3-IN | SD3_D3 | ✅ | CH3-IN connected to SD3_D3 (data line 3 input). This channel filters data line 3 before it reaches the SD card connector. | | 4 | CH4-IN | SD3_CMD | ✅ | CH4-IN connected to SD3_CMD (command line input). This channel filters the command line before it reaches the SD card connector. | | 5 | CH5-IN | SD3_CLK | ✅ | CH5-IN connected to SD3_CLK (clock line input). This channel filters the clock line before it reaches the SD card connector. | | 6 | CH6-IN | SD3_D0 | ✅ | CH6-IN connected to SD3_D0 (data line 0 input). This channel filters data line 0 before it reaches the SD card connector. | | 7 | CH7-IN | SD3_D1 | ✅ | CH7-IN connected to SD3_D1 (data line 1 input). This channel filters data line 1 before it reaches the SD card connector. | | 8 | CH8-IN | | ✅ | CH8-IN is unconnected. Channel 8 is not used in this design. | | 9 | CH8-OUT | | ✅ | CH8-OUT is unconnected. Channel 8 is not used in this design. | | 10 | CH7-OUT | SD3_D1_R | ✅ | CH7-OUT connected to SD3_D1_R, providing filtered data line 1 signal to the SD card connector pin 8. | | 11 | CH6-OUT | SD3_D0_R | ✅ | CH6-OUT connected to SD3_D0_R, providing filtered data line 0 signal to the SD card connector pin 7. | | 12 | CH5-OUT | SD3_CLK_R | ✅ | CH5-OUT connected to SD3_CLK_R, providing filtered clock signal to the SD card connector pin 5. | | 13 | CH4-OUT | SD3_CMD_R | ✅ | CH4-OUT connected to SD3_CMD_R, providing filtered command signal to the SD card connector pin 3. | | 14 | CH3-OUT | SD3_D3_R | ✅ | CH3-OUT connected to SD3_D3_R, providing filtered data line 3 signal to the SD card connector pin 2. | | 15 | CH2-OUT | SD3_D2_R | ✅ | CH2-OUT connected to SD3_D2_R, providing filtered data line 2 signal to the SD card connector pin 1. | | 16 | CH1-OUT | SD3_CD_R | ✅ | CH1-OUT connected to SD3_CD_R, providing filtered card detect signal to the SD card connector pin 10. | | 17 | GND_PAD | GND | ✅ | GND_PAD connected to GND. Proper ground connection for the filter component. | </details> <details> <summary>P2 - 158-0001269 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/SCHA5B0200) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | DAT2 | SD3_D2_R | ✅ | DAT2 connected to SD3_D2_R, receiving filtered data line 2 from FL1 channel 2 output. | | 2 | CD/DAT3 | SD3_D3_R | ✅ | CD/DAT3 connected to SD3_D3_R, receiving filtered data line 3 from FL1 channel 3 output. | | 3 | CMD | SD3_CMD_R | ✅ | CMD connected to SD3_CMD_R, receiving filtered command line from FL1 channel 4 output. | | 4 | VDD | +VCC3 | ✅ | VDD connected to +VCC3 with proper decoupling capacitors C162 and C159 (both 10uF). | | 5 | CLOCK | SD3_CLK_R | ✅ | CLOCK connected to SD3_CLK_R, receiving filtered clock signal from FL1 channel 5 output. | | 6 | VSS | GND | ✅ | VSS connected to GND. Proper ground connection for the SD card power supply. | | 7 | DAT0 | SD3_D0_R | ✅ | DAT0 connected to SD3_D0_R, receiving filtered data line 0 from FL1 channel 6 output. | | 8 | DAT1 | SD3_D1_R | ✅ | DAT1 connected to SD3_D1_R, receiving filtered data line 1 from FL1 channel 7 output. | | 9 | GND | GND | ✅ | GND connected to GND. Additional ground connection for the SD card connector. | | 10 | CD | SD3_CD_R | ✅ | CD connected to SD3_CD_R, receiving filtered card detect signal from FL1 channel 1 output. | | 11 | GND3 | FGND-uSD | ✅ | GND3, GND4, GND7, GND8 connected to FGND-uSD. Frame ground connections for EMI management, intentionally separated from FGND-uSD-Front per schematic note. | | 12 | GND4 | FGND-uSD | ✅ | GND3, GND4, GND7, GND8 connected to FGND-uSD. Frame ground connections for EMI management, intentionally separated from FGND-uSD-Front per schematic note. | | 15 | GND7 | FGND-uSD | ✅ | GND3, GND4, GND7, GND8 connected to FGND-uSD. Frame ground connections for EMI management, intentionally separated from FGND-uSD-Front per schematic note. | | 16 | GND8 | FGND-uSD | ✅ | GND3, GND4, GND7, GND8 connected to FGND-uSD. Frame ground connections for EMI management, intentionally separated from FGND-uSD-Front per schematic note. | | 13 | GND5 | FGND-uSD-Front | ✅ | GND5, GND6 connected to FGND-uSD-Front. Front frame ground connections, intentionally separated from FGND-uSD per schematic note. | | 14 | GND6 | FGND-uSD-Front | ✅ | GND5, GND6 connected to FGND-uSD-Front. Front frame ground connections, intentionally separated from FGND-uSD per schematic note. | </details> <details> <summary>R172 - 110-0001984 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001984) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | 2.2kΩ pullup resistor correctly connects LS_OE to +V1P8S to enable level shifters by default. | | 2 | 2 | LS_OE | ✅ | 2.2kΩ pullup resistor correctly connects LS_OE to +V1P8S to enable level shifters by default. | </details> <details> <summary>R171 - 110-0001984 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001984) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | 2.2kΩ pullup resistor correctly connects CT_HPD to +V1P8S to enable load switch and HPD by default. | | 2 | 2 | HPD_ENB | ✅ | 2.2kΩ pullup resistor correctly connects CT_HPD to +V1P8S to enable load switch and HPD by default. | </details> <details> <summary>R30 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_DDCDAT | ✅ | 10kΩ pullup resistor on HDMI_DDCDAT is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation. | | 2 | 2 | +V1P8S | ✅ | 10kΩ pullup resistor on HDMI_DDCDAT is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation. | </details> <details> <summary>R28 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_DDCCLK | ✅ | 10kΩ pullup resistor on HDMI_DDCCLK is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation. | | 2 | 2 | +V1P8S | ✅ | 10kΩ pullup resistor on HDMI_DDCCLK is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation. | </details> <details> <summary>R29 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_CEC | ✅ | 10kΩ pullup resistor on HDMI_CEC is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation. | | 2 | 2 | +V1P8S | ✅ | 10kΩ pullup resistor on HDMI_CEC is redundant with TPD12S016 internal pullup; while not preventing correct operation, it should be removed per datasheet recommendation. | </details> <details> <summary>C17 - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 0.1µF decoupling capacitor correctly connected between VCCA and GND as required by datasheet. | | 2 | 2 | +V1P8S | ✅ | 0.1µF decoupling capacitor correctly connected between VCCA and GND as required by datasheet. | </details> <details> <summary>C155 - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 0.1µF decoupling capacitor correctly connected between VCC5V and GND as required by datasheet. | | 2 | 2 | +5VSB | ✅ | 0.1µF decoupling capacitor correctly connected between VCC5V and GND as required by datasheet. | </details> <details> <summary>U2 - TPD12S016PW ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%253A%252F%252Fwww.ti.com%252Flit%252Fgpn%252Ftpd12s016) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/TPD12S016PW) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | CEC_A | HDMI_CEC | ✅ | CEC_A pin correctly connected to HDMI_CEC net with external 10K pullup to +V1P8S. The external pullup is redundant as the device has an internal 10kΩ pullup to VCCA. | | 2 | SCL_A | HDMI_DDCCLK | ✅ | SCL_A pin correctly connected to HDMI_DDCCLK net with external 10K pullup to +V1P8S. The external pullup is redundant as the device has an internal 10kΩ pullup to VCCA. | | 3 | SDA_A | HDMI_DDCDAT | ✅ | SDA_A pin correctly connected to HDMI_DDCDAT net with external 10K pullup to +V1P8S. The external pullup is redundant as the device has an internal 10kΩ pullup to VCCA. | | 4 | HPD_A | HDMI_HPD | ✅ | HPD_A pin correctly connected to HDMI_HPD net, which goes to the HDMI controller. This is an output pin that signals hot plug detect status. | | 5 | LS_OE | LS_OE | ✅ | LS_OE pin correctly connected to LS_OE net with 2.2K pullup resistor to +V1P8S. This enables the level shifters by default. | | 6 | GND1 | GND | ✅ | Ground pins correctly connected to the GND net. | | 14 | GND2 | GND | ✅ | Ground pins correctly connected to the GND net. | | 19 | GND3 | GND | ✅ | Ground pins correctly connected to the GND net. | | 7 | CEC_B | C_HDMI_CEC | ✅ | CEC_B pin correctly connected to C_HDMI_CEC net, which goes to the HDMI connector CEC pin. | | 8 | SCL_B | C_HDMI_SCL | ✅ | SCL_B pin correctly connected to C_HDMI_SCL net, which goes to the HDMI connector SCL pin. | | 9 | SDA_B | C_HDMI_SDA | ✅ | SDA_B pin correctly connected to C_HDMI_SDA net, which goes to the HDMI connector SDA pin. | | 10 | HPD_B | C_HDMI_HPD | ✅ | HPD_B pin correctly connected to C_HDMI_HPD net, which goes to the HDMI connector hot plug detect pin. | | 11 | VCC5V | +5VSB | ✅ | VCC5V pin correctly connected to +5VSB supply with 0.1uF decoupling capacitor C155. | | 12 | CT_HPD | HPD_ENB | ✅ | CT_HPD pin correctly connected to HPD_ENB net with 2.2K pullup resistor to +V1P8S. This enables the load switch and HPD by default. | | 13 | 5V_OUT | +HDMI_CRT_VCC | ✅ | 5V_OUT pin correctly connected to +HDMI_CRT_VCC net with 4.7uF decoupling capacitor and ferrite bead to HDMI connector power pin. | | 15 | CLK- | HDMI_OUT_CLK_DN | ✅ | CLK- and CLK+ pins correctly connected to HDMI_OUT_CLK_DN and HDMI_OUT_CLK_DP nets through common mode choke L14 to HDMI connector. | | 16 | CLK+ | HDMI_OUT_CLK_DP | ✅ | CLK- and CLK+ pins correctly connected to HDMI_OUT_CLK_DN and HDMI_OUT_CLK_DP nets through common mode choke L14 to HDMI connector. | | 17 | D0- | HDMI_OUT_TX0_DN | ✅ | D0- and D0+ pins correctly connected to HDMI_OUT_TX0_DN and HDMI_OUT_TX0_DP nets through common mode choke L15 to HDMI connector. | | 18 | D0+ | HDMI_OUT_TX0_DP | ✅ | D0- and D0+ pins correctly connected to HDMI_OUT_TX0_DN and HDMI_OUT_TX0_DP nets through common mode choke L15 to HDMI connector. | | 20 | D1- | HDMI_OUT_TX1_DN | ✅ | D1- and D1+ pins correctly connected to HDMI_OUT_TX1_DN and HDMI_OUT_TX1_DP nets through common mode choke L16 to HDMI connector. | | 21 | D1+ | HDMI_OUT_TX1_DP | ✅ | D1- and D1+ pins correctly connected to HDMI_OUT_TX1_DN and HDMI_OUT_TX1_DP nets through common mode choke L16 to HDMI connector. | | 22 | D2- | HDMI_OUT_TX2_DN | ✅ | D2- and D2+ pins correctly connected to HDMI_OUT_TX2_DN and HDMI_OUT_TX2_DP nets through common mode choke L17 to HDMI connector. | | 23 | D2+ | HDMI_OUT_TX2_DP | ✅ | D2- and D2+ pins correctly connected to HDMI_OUT_TX2_DN and HDMI_OUT_TX2_DP nets through common mode choke L17 to HDMI connector. | | 24 | VCCA | +V1P8S | ✅ | VCCA pin correctly connected to +V1P8S (1.8V) supply with 0.1uF decoupling capacitor C17. | </details> <details> <summary>L14 - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | HDMI_CLK_C_DN | ✅ | IN1 pin correctly connected to HDMI_CLK_C_DN, maintaining proper differential pair polarity through the common mode choke. | | 3 | IN2 | HDMI_CLK_C_DP | ✅ | IN2 pin correctly connected to HDMI_CLK_C_DP, maintaining proper differential pair polarity through the common mode choke. | | 4 | OUT2 | HDMI_OUT_CLK_DP | ✅ | OUT2 pin correctly connected to HDMI_OUT_CLK_DP, routing the positive differential signal to U2 and the HDMI connector. | | 6 | OUT1 | HDMI_OUT_CLK_DN | ✅ | OUT1 pin correctly connected to HDMI_OUT_CLK_DN, routing the negative differential signal to U2 and the HDMI connector. | </details> <details> <summary>L17 - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | HDMI_TX2_C_DN | ✅ | IN1 pin correctly connected to HDMI_TX2_C_DN, maintaining proper differential pair polarity for data channel 2. | | 3 | IN2 | HDMI_TX2_C_DP | ✅ | IN2 pin correctly connected to HDMI_TX2_C_DP, maintaining proper differential pair polarity for data channel 2. | | 4 | OUT2 | HDMI_OUT_TX2_DP | ✅ | OUT2 pin correctly connected to HDMI_OUT_TX2_DP, routing the positive differential signal to U2 and the HDMI connector. | | 6 | OUT1 | HDMI_OUT_TX2_DN | ✅ | OUT1 pin correctly connected to HDMI_OUT_TX2_DN, routing the negative differential signal to U2 and the HDMI connector. | </details> <details> <summary>L16 - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | HDMI_TX1_C_DN | ✅ | IN1 pin correctly connected to HDMI_TX1_C_DN, maintaining proper differential pair polarity for data channel 1. | | 3 | IN2 | HDMI_TX1_C_DP | ✅ | IN2 pin correctly connected to HDMI_TX1_C_DP, maintaining proper differential pair polarity for data channel 1. | | 4 | OUT2 | HDMI_OUT_TX1_DP | ✅ | OUT2 pin correctly connected to HDMI_OUT_TX1_DP, routing the positive differential signal to U2 and the HDMI connector. | | 6 | OUT1 | HDMI_OUT_TX1_DN | ✅ | OUT1 pin correctly connected to HDMI_OUT_TX1_DN, routing the negative differential signal to U2 and the HDMI connector. | </details> <details> <summary>L15 - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | HDMI_TX0_C_DN | ✅ | IN1 pin correctly connected to HDMI_TX0_C_DN, maintaining proper differential pair polarity for data channel 0. | | 3 | IN2 | HDMI_TX0_C_DP | ✅ | IN2 pin correctly connected to HDMI_TX0_C_DP, maintaining proper differential pair polarity for data channel 0. | | 4 | OUT2 | HDMI_OUT_TX0_DP | ✅ | OUT2 pin correctly connected to HDMI_OUT_TX0_DP, routing the positive differential signal to U2 and the HDMI connector. | | 6 | OUT1 | HDMI_OUT_TX0_DN | ✅ | OUT1 pin correctly connected to HDMI_OUT_TX0_DN, routing the negative differential signal to U2 and the HDMI connector. | </details> <details> <summary>R801 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0119) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX2_C_DN | ✅ | R801 (619Ω) provides DC bias termination for the HDMI_TX2_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX2_C_DN, and pin 2 connects to the common termination node HDMI_TERM. | | 2 | 2 | HDMI_TERM | ✅ | R801 (619Ω) provides DC bias termination for the HDMI_TX2_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX2_C_DN, and pin 2 connects to the common termination node HDMI_TERM. | </details> <details> <summary>R802 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0119) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX2_C_DP | ✅ | R802 (619Ω) provides DC bias termination for the HDMI_TX2_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX2_C_DP, and pin 2 connects to the common termination node HDMI_TERM. | | 2 | 2 | HDMI_TERM | ✅ | R802 (619Ω) provides DC bias termination for the HDMI_TX2_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX2_C_DP, and pin 2 connects to the common termination node HDMI_TERM. | </details> <details> <summary>R803 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0119) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX1_C_DN | ✅ | R803 (619Ω) provides DC bias termination for the HDMI_TX1_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX1_C_DN, and pin 2 connects to the common termination node HDMI_TERM. | | 2 | 2 | HDMI_TERM | ✅ | R803 (619Ω) provides DC bias termination for the HDMI_TX1_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX1_C_DN, and pin 2 connects to the common termination node HDMI_TERM. | </details> <details> <summary>R804 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0119) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX1_C_DP | ✅ | R804 (619Ω) provides DC bias termination for the HDMI_TX1_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX1_C_DP, and pin 2 connects to the common termination node HDMI_TERM. | | 2 | 2 | HDMI_TERM | ✅ | R804 (619Ω) provides DC bias termination for the HDMI_TX1_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX1_C_DP, and pin 2 connects to the common termination node HDMI_TERM. | </details> <details> <summary>R805 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0119) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX0_C_DN | ✅ | R805 (619Ω) provides DC bias termination for the HDMI_TX0_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX0_C_DN, and pin 2 connects to the common termination node HDMI_TERM. | | 2 | 2 | HDMI_TERM | ✅ | R805 (619Ω) provides DC bias termination for the HDMI_TX0_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX0_C_DN, and pin 2 connects to the common termination node HDMI_TERM. | </details> <details> <summary>R806 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0119) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_TX0_C_DP | ✅ | R806 (619Ω) provides DC bias termination for the HDMI_TX0_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX0_C_DP, and pin 2 connects to the common termination node HDMI_TERM. | | 2 | 2 | HDMI_TERM | ✅ | R806 (619Ω) provides DC bias termination for the HDMI_TX0_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_TX0_C_DP, and pin 2 connects to the common termination node HDMI_TERM. | </details> <details> <summary>R807 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0119) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_CLK_C_DP | ✅ | R807 (619Ω) provides DC bias termination for the HDMI_CLK_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_CLK_C_DP, and pin 2 connects to the common termination node HDMI_TERM. | | 2 | 2 | HDMI_TERM | ✅ | R807 (619Ω) provides DC bias termination for the HDMI_CLK_C_DP signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_CLK_C_DP, and pin 2 connects to the common termination node HDMI_TERM. | </details> <details> <summary>R808 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0119) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HDMI_CLK_C_DN | ✅ | R808 (619Ω) provides DC bias termination for the HDMI_CLK_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_CLK_C_DN, and pin 2 connects to the common termination node HDMI_TERM. | | 2 | 2 | HDMI_TERM | ✅ | R808 (619Ω) provides DC bias termination for the HDMI_CLK_C_DN signal after AC coupling. Pin 1 connects to the AC-coupled signal line HDMI_CLK_C_DN, and pin 2 connects to the common termination node HDMI_TERM. | </details> <details> <summary>R809 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $15N747 | ✅ | 0Ω resistor connecting +VCC3 to Q101 gate ($15N747 net). This configuration keeps the MOSFET always ON when +VCC3 is present, providing no dynamic control of the termination network. | | 2 | 2 | +VCC3 | ✅ | 0Ω resistor connecting +VCC3 to Q101 gate ($15N747 net). This configuration keeps the MOSFET always ON when +VCC3 is present, providing no dynamic control of the termination network. | </details> <details> <summary>Q101 - FET_NCH_60V_300mA_SOT23 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2N7002K) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | HDMI_TERM | ✅ | Drain pin correctly connected to HDMI_TERM net, which is the common termination point for eight 619Ω bias resistors (R801-R808) from the AC-coupled HDMI differential pairs. | | G | GATE | $15N747 | ✅ | Gate pin connected to net $15N747, which connects through 0Ω resistor R809 to +VCC3. This means the MOSFET gate is always at +VCC3 voltage, keeping Q101 always ON when power is present. | | S | SOURCE | GND | ✅ | Source pin correctly connected to GND, providing the reference for the low-side switch configuration. | </details> <details> <summary>P1 - 158-0004513 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/158-0004513) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | HPLG | C_HDMI_HPD | ✅ | Hot Plug Detect (HPLG) signal correctly connected through U2 level translator to system HPD signal. | | 2 | NC | | ✅ | No Connect (NC) pin is correctly left unconnected. | | 3 | DAT2+ | HDMI_OUT_TX2_DP | ✅ | TMDS Data2+ differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system. | | 4 | DAT2_S | GND | ✅ | TMDS Data2 shield correctly connected to ground. | | 5 | DAT2- | HDMI_OUT_TX2_DN | ✅ | TMDS Data2- differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system. | | 6 | DAT1+ | HDMI_OUT_TX1_DP | ✅ | TMDS Data1+ differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system. | | 7 | DAT1_S | GND | ✅ | TMDS Data1 shield correctly connected to ground. | | 8 | DAT1- | HDMI_OUT_TX1_DN | ✅ | TMDS Data1- differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system. | | 9 | DAT0+ | HDMI_OUT_TX0_DP | ✅ | TMDS Data0+ differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system. | | 10 | DAT0_S | GND | ✅ | TMDS Data0 shield correctly connected to ground. | | 11 | DAT0- | HDMI_OUT_TX0_DN | ✅ | TMDS Data0- differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system. | | 12 | CLK+ | HDMI_OUT_CLK_DP | ✅ | TMDS Clock+ differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system. | | 13 | CLK_S | GND | ✅ | TMDS Clock shield correctly connected to ground. | | 14 | CLK- | HDMI_OUT_CLK_DN | ✅ | TMDS Clock- differential signal correctly routed through AC coupling, common mode choke, and ESD protection to system. | | 15 | CEC | C_HDMI_CEC | ✅ | Consumer Electronics Control (CEC) signal correctly connected through U2 level translator with proper pullup. | | 16 | DDC/CEC_GND | GND | ✅ | DDC/CEC ground correctly connected to system ground. | | 17 | SCL | C_HDMI_SCL | ✅ | DDC Clock (SCL) signal correctly connected through U2 level translator with proper pullup. | | 18 | SDA | C_HDMI_SDA | ✅ | DDC Data (SDA) signal correctly connected through U2 level translator with proper pullup. | | 19 | +5V | D5_0V_HDMI | ✅ | +5V power supply correctly provided through current-limited output from U2 with ferrite bead filtering. | | 20 | MTG1 | GND_EARTH | ✅ | Mounting/shield pins correctly connected to chassis ground with high-voltage isolation capacitor. | | 21 | MTG2 | GND_EARTH | ✅ | Mounting/shield pins correctly connected to chassis ground with high-voltage isolation capacitor. | | 22 | MTG3 | GND_EARTH | ✅ | Mounting/shield pins correctly connected to chassis ground with high-voltage isolation capacitor. | | 23 | MTG4 | GND_EARTH | ✅ | Mounting/shield pins correctly connected to chassis ground with high-voltage isolation capacitor. | </details> <details> <summary>L7 - BLM18KG221SN1D ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://pim.murata.com/asset/pim4/ferriteBeadInductortypefilter/ENFA0003_PDF_FERRITEBEADINDUCTORTYPEFILTER?lastModifiedDatetime=20250707190934) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BLM18KG221SN1D) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | P1 | +HDMI_CRT_VCC | ✅ | Input pin of ferrite bead connected to +HDMI_CRT_VCC, which is the 5V output from U2 (TPD12S016PW). This provides EMI filtering for the HDMI connector power supply. | | 2 | P2 | D5_0V_HDMI | ✅ | Output pin of ferrite bead connected to D5_0V_HDMI, which supplies filtered 5V power to the HDMI connector (P1 pin 19). | </details> <details> <summary>C157 - 123-0001144 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001144) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +HDMI_CRT_VCC | ✅ | Connected to +HDMI_CRT_VCC to provide decoupling for the 5V output from U2 before the ferrite bead L7. | | 2 | 2 | GND | ✅ | Connected to GND to complete the decoupling capacitor connection. | </details> <details> <summary>C16 - 123-0004415 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0004415) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 is correctly connected to the main circuit ground (GND), but the component is marked DNI. | | 2 | 2 | GND_EARTH | ✅ | Pin 2 is correctly connected to chassis/earth ground (GND_EARTH), but the component is marked DNI. | </details> <details> <summary>C161 - 2267-0004 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2267-0004) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 is correctly connected to the main circuit ground (GND). | | 2 | 2 | GND_EARTH | ✅ | Pin 2 is correctly connected to chassis/earth ground (GND_EARTH). | </details> <details> <summary>U32 - AP2172MPG ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.diodes.com/assets/Datasheets/AP2162_72.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/AP2172MPG) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | GND | GND | ✅ | Ground pin correctly connected to GND net. | | 2 | IN | +USBVCC | ✅ | Input voltage pin connected to +USBVCC through ferrite bead FB13 from +5VSB supply with ceramic bypass capacitors present. | | 3 | EN1 | USB_HOST_EN0 | ✅ | Enable input for channel 1 connected to USB_HOST_EN0 through level shifter U4 from SOC control signal. | | 4 | EN2 | USB_HOST_EN1 | ✅ | Enable input for channel 2 connected to USB_HOST_EN1 through level shifter U4 from SOC control signal. | | 5 | OC2# | SOC_USB_HOST_OC1 | ✅ | Over-current flag output for channel 2 connected to SOC_USB_HOST_OC1 signal. | | 6 | OUTB | USBP2 | ✅ | Output for channel 2 connected to USBP2, which feeds through ferrite bead L2 to VBUS2 with proper output capacitors. | | 7 | OUTA | USBP1 | ✅ | Output for channel 1 connected to USBP1, which feeds through ferrite bead L1 to VBUS1 with proper output capacitors. | | 8 | OC1# | SOC_USB_HOST_OC0 | ✅ | Over-current flag output for channel 1 connected to SOC_USB_HOST_OC0 signal. | | 9 | GND_PAD | GND | ✅ | Exposed pad correctly connected to GND for thermal management. | </details> <details> <summary>FB13 - 3044-0012 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3044-0012) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Ferrite bead providing EMI filtering between +5VSB supply and USB power switch input +USBVCC. | | 2 | 2 | +USBVCC | ✅ | Ferrite bead providing EMI filtering between +5VSB supply and USB power switch input +USBVCC. | </details> <details> <summary>L2 - BKP2125HS221-T ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BKP2125HS221-T) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USBP2 | ✅ | Ferrite bead providing filtering between power switch output USBP2 and USB connector VBUS2. | | 2 | 2 | VBUS2 | ✅ | Ferrite bead providing filtering between power switch output USBP2 and USB connector VBUS2. | </details> <details> <summary>C103 - 123-0001176 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001176) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Bulk output capacitor for USB channel 2 VBUS2. | | 2 | 2 | VBUS2 | ✅ | Bulk output capacitor for USB channel 2 VBUS2. | </details> <details> <summary>L1 - BKP2125HS221-T ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BKP2125HS221-T) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USBP1 | ✅ | Ferrite bead providing filtering between power switch output USBP1 and USB connector VBUS1. | | 2 | 2 | VBUS1 | ✅ | Ferrite bead providing filtering between power switch output USBP1 and USB connector VBUS1. | </details> <details> <summary>C91 - 123-0001176 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001176) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Bulk output capacitor for USB channel 1 VBUS1. | | 2 | 2 | VBUS1 | ✅ | Bulk output capacitor for USB channel 1 VBUS1. | </details> <details> <summary>R116 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USB_HOST_BUFF_ENB | ✅ | Resistor pin 1 correctly connected to USB_HOST_BUFF_ENB (U4 OE pin). | | 2 | 2 | +V1P8A | ✅ | Resistor pin 2 correctly connected to +V1P8A supply, providing pull-up for the OE pin. | </details> <details> <summary>U4 - NTS0102GT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0102GT) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | B2 | USB_HOST_EN0 | ✅ | B2 pin correctly connected to USB_HOST_EN0, translating the enable signal from 1.8V SOC level to 5V USB level for port 0. | | 2 | GND | GND | ✅ | GND pin correctly connected to ground net. | | 3 | VCCA | +V1P8A | ✅ | VCCA pin correctly connected to +V1P8A supply, providing the low-voltage side power for SOC signal translation. | | 4 | A2 | SOC_USB_HOST_EN0 | ✅ | A2 pin correctly connected to SOC_USB_HOST_EN0, receiving the 1.8V enable signal from the SOC for port 0. | | 5 | A1 | SOC_USB_HOST_EN1 | ✅ | A1 pin correctly connected to SOC_USB_HOST_EN1, receiving the 1.8V enable signal from the SOC for port 1. | | 6 | OE | USB_HOST_BUFF_ENB | ✅ | OE pin correctly connected to USB_HOST_BUFF_ENB with pull-up resistor R116, enabling the level translator by default. | | 7 | VCCB | +USBVCC | ✅ | VCCB pin correctly connected to +USBVCC supply, providing the high-voltage side power for USB signal translation. | | 8 | B1 | USB_HOST_EN1 | ✅ | B1 pin correctly connected to USB_HOST_EN1, translating the enable signal from 1.8V SOC level to 5V USB level for port 1. | </details> <details> <summary>U9 - TPD4S012 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%253A%252F%252Fwww.ti.com%252Flit%252Fgpn%252Ftpd4s012) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/TPD4S012) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | D+ | USB_H0 | ✅ | D+ pin correctly connected to USB_H0, providing ESD protection for the USB 2.0 D+ signal of port A through common mode choke CHOKE4 to connector USB1 pin 3. | | 2 | D- | USB_L0 | ✅ | D- pin correctly connected to USB_L0, providing ESD protection for the USB 2.0 D- signal of port A through common mode choke CHOKE4 to connector USB1 pin 2. | | 3 | ID | | ✅ | ID pin is left floating, which is acceptable per datasheet for non-OTG USB host applications. | | 4 | GND | GND | ✅ | GND pin correctly connected to the ground net. | | 5 | NC | | ✅ | NC pin correctly left unconnected as it is not internally connected per datasheet. | | 6 | VBUS | VBUS1 | ✅ | VBUS pin correctly connected to VBUS1, providing ESD protection for the USB port A power line with appropriate decoupling capacitors. | </details> <details> <summary>U8 - TPD4S012 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%253A%252F%252Fwww.ti.com%252Flit%252Fgpn%252Ftpd4s012) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/TPD4S012) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | D+ | USB_H1 | ✅ | D+ pin correctly connected to USB_H1, providing ESD protection for the USB 2.0 D+ signal of port B through common mode choke CHOKE3 to connector USB1 pin 12. | | 2 | D- | USB_L1 | ✅ | D- pin correctly connected to USB_L1, providing ESD protection for the USB 2.0 D- signal of port B through common mode choke CHOKE3 to connector USB1 pin 11. | | 3 | ID | | ✅ | ID pin is left floating, which is acceptable per datasheet for non-OTG USB host applications. | | 4 | GND | GND | ✅ | GND pin correctly connected to the ground net. | | 5 | NC | | ✅ | NC pin correctly left unconnected as it is not internally connected per datasheet. | | 6 | VBUS | VBUS2 | ✅ | VBUS pin correctly connected to VBUS2, providing ESD protection for the USB port B power line with appropriate decoupling capacitors. | </details> <details> <summary>U29 - TPD4USB30 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/TPD4USB30) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | D1+ | USB3_TX0P_C | ✅ | D1+ pin connected to USB3_TX0P_C net, providing ESD protection for the USB 3.0 TX positive differential signal between the common-mode choke and the USB connector. | | 2 | D1- | USB3_TX0N_C | ✅ | D1- pin connected to USB3_TX0N_C net, providing ESD protection for the USB 3.0 TX negative differential signal between the common-mode choke and the USB connector. | | 3 | GND1 | GND | ✅ | GND1 pin correctly connected to the GND net for ESD protection reference. | | 4 | D2+ | USB3_RX0P_C | ✅ | D2+ pin connected to USB3_RX0P_C net, providing ESD protection for the USB 3.0 RX positive differential signal between the USB connector and the common-mode choke. | | 5 | D2- | USB3_RX0N_C | ✅ | D2- pin connected to USB3_RX0N_C net, providing ESD protection for the USB 3.0 RX negative differential signal between the USB connector and the common-mode choke. | | 6 | NC4 | USB3_RX0N_C | ✅ | NC4 pin is connected to USB3_RX0N_C, the same net as D2-. Without datasheet confirmation, this appears to be an intentional parallel connection for improved high-speed signal performance, though the NC designation suggests it might be optional. | | 7 | NC3 | USB3_RX0P_C | ✅ | NC3 pin is connected to USB3_RX0P_C, the same net as D2+. Without datasheet confirmation, this appears to be an intentional parallel connection for improved high-speed signal performance, though the NC designation suggests it might be optional. | | 8 | GND2 | GND | ✅ | GND2 pin correctly connected to the GND net for ESD protection reference. | | 9 | NC2 | USB3_TX0N_C | ✅ | NC2 pin is connected to USB3_TX0N_C, the same net as D1-. Without datasheet confirmation, this appears to be an intentional parallel connection for improved high-speed signal performance, though the NC designation suggests it might be optional. | | 10 | NC1 | USB3_TX0P_C | ✅ | NC1 pin is connected to USB3_TX0P_C, the same net as D1+. Without datasheet confirmation, this appears to be an intentional parallel connection for improved high-speed signal performance, though the NC designation suggests it might be optional. | </details> <details> <summary>C192 - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USB3_TXP0 | ✅ | Pin 1 connects to USB3_TXP0 net from the SOC, serving as the input side of the AC coupling capacitor for the positive USB3 TX signal. | | 2 | 2 | USB3_TX0P-R | ✅ | Pin 2 connects to USB3_TX0P-R net, serving as the output side of the AC coupling capacitor feeding CHOKE2 IN1. | </details> <details> <summary>CHOKE2 - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | USB3_TX0P-R | ✅ | IN1 pin connects to USB3_TX0P-R net, which receives the positive signal of the USB3 SuperSpeed TX differential pair from the SOC through AC coupling capacitor C192. | | 3 | IN2 | USB3_TX0N-R | ✅ | IN2 pin connects to USB3_TX0N-R net, which receives the negative signal of the USB3 SuperSpeed TX differential pair from the SOC through AC coupling capacitor C191. | | 4 | OUT2 | USB3_TX0N_C | ✅ | OUT2 pin connects to USB3_TX0N_C net, which outputs the filtered negative signal of the USB3 TX differential pair to the USB connector through ESD protection U29. | | 6 | OUT1 | USB3_TX0P_C | ✅ | OUT1 pin connects to USB3_TX0P_C net, which outputs the filtered positive signal of the USB3 TX differential pair to the USB connector through ESD protection U29. | </details> <details> <summary>C191 - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | USB3_TXN0 | ✅ | Pin 1 connects to USB3_TXN0 net from the SOC, serving as the input side of the AC coupling capacitor for the negative USB3 TX signal. | | 2 | 2 | USB3_TX0N-R | ✅ | Pin 2 connects to USB3_TX0N-R net, serving as the output side of the AC coupling capacitor feeding CHOKE2 IN2. | </details> <details> <summary>CHOKE1 - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | USB3_RX0N_C | ✅ | IN1 pin connects to USB3_RX0N_C net, which carries the negative signal of the USB3 SuperSpeed RX differential pair from the USB connector through ESD protection U29. | | 3 | IN2 | USB3_RX0P_C | ✅ | IN2 pin connects to USB3_RX0P_C net, which carries the positive signal of the USB3 SuperSpeed RX differential pair from the USB connector through ESD protection U29. | | 4 | OUT2 | USB3_RXP0 | ✅ | OUT2 pin connects to USB3_RXP0 net, which outputs the filtered positive signal of the USB3 RX differential pair to the SOC. | | 6 | OUT1 | USB3_RXN0 | ✅ | OUT1 pin connects to USB3_RXN0 net, which outputs the filtered negative signal of the USB3 RX differential pair to the SOC. | </details> <details> <summary>CHOKE4 - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | USB_DN0 | ✅ | Input pin for USB D- signal (USB_DN0), correctly connected to form one half of the differential pair through the common mode choke. | | 3 | IN2 | USB_DP0 | ✅ | Input pin for USB D+ signal (USB_DP0), correctly connected to form the other half of the differential pair through the common mode choke. | | 4 | OUT2 | USB_H0 | ✅ | Output pin for USB D+ signal (USB_H0), correctly connected to ESD protection and USB connector port A D+ pin. | | 6 | OUT1 | USB_L0 | ✅ | Output pin for USB D- signal (USB_L0), correctly connected to ESD protection and USB connector port A D- pin. | </details> <details> <summary>CHOKE3 - 3142-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3142-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | IN1 | USB_DN1 | ✅ | Input pin for USB D- signal (USB_DN1), correctly connected to form one half of the differential pair through the common mode choke. | | 3 | IN2 | USB_DP1 | ✅ | Input pin for USB D+ signal (USB_DP1), correctly connected to form the other half of the differential pair through the common mode choke. | | 4 | OUT2 | USB_H1 | ✅ | Output pin for USB D+ signal (USB_H1), correctly connected to ESD protection and USB connector port B D+ pin. | | 6 | OUT1 | USB_L1 | ✅ | Output pin for USB D- signal (USB_L1), correctly connected to ESD protection and USB connector port B D- pin. | </details> <details> <summary>USB1 - 258-0004503 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0004503) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VBUSA | VBUS1 | ✅ | VBUSA provides 5V power to USB port A. Connected through ferrite bead L1 to power switch U32 OUTA, with ESD protection via U9 and multiple decoupling capacitors. | | 2 | DA- | USB_L0 | ✅ | DA- is the USB 2.0 D- signal for port A. Connected through common mode choke CHOKE4 to USB_DN0 with ESD protection via U9. | | 3 | DA+ | USB_H0 | ✅ | DA+ is the USB 2.0 D+ signal for port A. Connected through common mode choke CHOKE4 to USB_DP0 with ESD protection via U9. | | 4 | GNDA | GND | ✅ | GNDA is the ground connection for USB port A, properly connected to the main GND net. | | 5 | SSRX- | USB3_RX0N_C | ✅ | SSRX- is the USB 3.0 SuperSpeed receive negative signal. Connected through common mode choke CHOKE1 to USB3_RXN0 with ESD protection via U29. | | 6 | SSRX+ | USB3_RX0P_C | ✅ | SSRX+ is the USB 3.0 SuperSpeed receive positive signal. Connected through common mode choke CHOKE1 to USB3_RXP0 with ESD protection via U29. | | 7 | GND_DRAIN | GND | ✅ | GND_DRAIN is the drain/shield ground connection, properly connected to the main GND net. | | 8 | SSTX- | USB3_TX0N_C | ✅ | SSTX- is the USB 3.0 SuperSpeed transmit negative signal. Connected from SOC through AC coupling capacitor C191 and common mode choke CHOKE2 with ESD protection via U29. | | 9 | SSTX+ | USB3_TX0P_C | ✅ | SSTX+ is the USB 3.0 SuperSpeed transmit positive signal. Connected from SOC through AC coupling capacitor C192 and common mode choke CHOKE2 with ESD protection via U29. | | 10 | VBUSB | VBUS2 | ✅ | VBUSB provides 5V power to USB port B. Connected through ferrite bead L2 to power switch U32 OUTB, with ESD protection via U8 and multiple decoupling capacitors. | | 11 | DB- | USB_L1 | ✅ | DB- is the USB 2.0 D- signal for port B. Connected through common mode choke CHOKE3 to USB_DN1 with ESD protection via U8. | | 12 | DB+ | USB_H1 | ✅ | DB+ is the USB 2.0 D+ signal for port B. Connected through common mode choke CHOKE3 to USB_DP1 with ESD protection via U8. | | 13 | GNDB | GND | ✅ | GNDB is the ground connection for USB port B, properly connected to the main GND net. | | MH1 | SHIELD1 | GND_EARTH | ✅ | Shield pins are connected to GND_EARTH for chassis ground connection. Optional high-voltage capacitor C211 (DNI) can provide capacitive coupling to signal ground for ESD and conducted immunity. | | MH2 | SHIELD2 | GND_EARTH | ✅ | Shield pins are connected to GND_EARTH for chassis ground connection. Optional high-voltage capacitor C211 (DNI) can provide capacitive coupling to signal ground for ESD and conducted immunity. | | MH3 | SHIELD3 | GND_EARTH | ✅ | Shield pins are connected to GND_EARTH for chassis ground connection. Optional high-voltage capacitor C211 (DNI) can provide capacitive coupling to signal ground for ESD and conducted immunity. | | MH4 | SHIELD4 | GND_EARTH | ✅ | Shield pins are connected to GND_EARTH for chassis ground connection. Optional high-voltage capacitor C211 (DNI) can provide capacitive coupling to signal ground for ESD and conducted immunity. | </details> <details> <summary>J10 - 158-0004534 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/158-0004534) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 2 | 2 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 13 | 13 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 14 | 14 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 25 | 25 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 26 | 26 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 37 | 37 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 38 | 38 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 49 | 49 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 50 | 50 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 59 | 59 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 60 | 60 | GND | ✅ | Ground pins for the expansion connector. Multiple ground pins provide low impedance return paths for high-speed signals and power distribution. | | 3 | 3 | mSATA_TX_P | ✅ | mSATA transmit differential pair (TX_P on pin 3, TX_N on pin 5). Standard differential signaling for SATA interface. | | 5 | 5 | mSATA_TX_N | ✅ | mSATA transmit differential pair (TX_P on pin 3, TX_N on pin 5). Standard differential signaling for SATA interface. | | 4 | 4 | mSATA_RX_P | ✅ | mSATA receive differential pair (RX_P on pin 4, RX_N on pin 6). Standard differential signaling for SATA interface. | | 6 | 6 | mSATA_RX_N | ✅ | mSATA receive differential pair (RX_P on pin 4, RX_N on pin 6). Standard differential signaling for SATA interface. | | 7 | 7 | +5VSB | ✅ | 5V standby power supply pins. Multiple pins distribute current and reduce connector inductance. | | 8 | 8 | +5VSB | ✅ | 5V standby power supply pins. Multiple pins distribute current and reduce connector inductance. | | 19 | 19 | +5VSB | ✅ | 5V standby power supply pins. Multiple pins distribute current and reduce connector inductance. | | 20 | 20 | +5VSB | ✅ | 5V standby power supply pins. Multiple pins distribute current and reduce connector inductance. | | 31 | 31 | +5VSB | ✅ | 5V standby power supply pins. Multiple pins distribute current and reduce connector inductance. | | 32 | 32 | +5VSB | ✅ | 5V standby power supply pins. Multiple pins distribute current and reduce connector inductance. | | 43 | 43 | +5VSB | ✅ | 5V standby power supply pins. Multiple pins distribute current and reduce connector inductance. | | 44 | 44 | +5VSB | ✅ | 5V standby power supply pins. Multiple pins distribute current and reduce connector inductance. | | 9 | 9 | mPCIE_REFCLK_P | ✅ | mPCIE reference clock differential pair (REFCLK_P on pin 9, REFCLK_N on pin 11). Provides clock reference for PCIe interface. | | 11 | 11 | mPCIE_REFCLK_N | ✅ | mPCIE reference clock differential pair (REFCLK_P on pin 9, REFCLK_N on pin 11). Provides clock reference for PCIe interface. | | 10 | 10 | USB_HOST_DP | ✅ | USB 2.0 differential data pair (D+ on pin 10, D- on pin 12). Standard USB host interface signals. | | 12 | 12 | USB_HOST_DN | ✅ | USB 2.0 differential data pair (D+ on pin 10, D- on pin 12). Standard USB host interface signals. | | 15 | 15 | mPCIE_TX_P | ✅ | mPCIE transmit differential pair (TX_P on pin 15, TX_N on pin 17). Standard PCIe differential signaling. | | 17 | 17 | mPCIE_TX_N | ✅ | mPCIE transmit differential pair (TX_P on pin 15, TX_N on pin 17). Standard PCIe differential signaling. | | 16 | 16 | mPCIE_RX_N | ✅ | mPCIE receive differential pair with intentional polarity inversion (RX_N on pin 16, RX_P on pin 18). Schematic note indicates this is for ease of layout routing. | | 18 | 18 | mPCIE_RX_P | ✅ | mPCIE receive differential pair with intentional polarity inversion (RX_N on pin 16, RX_P on pin 18). Schematic note indicates this is for ease of layout routing. | | 21 | 21 | I2C6_SCL | ✅ | I2C bus signals (SCL on pin 21, SDA on pin 23) with 10K pullup resistors to +V1P8S. Standard I2C interface configuration. | | 23 | 23 | I2C6_SDA | ✅ | I2C bus signals (SCL on pin 21, SDA on pin 23) with 10K pullup resistors to +V1P8S. Standard I2C interface configuration. | | 22 | 22 | mPCIE_WAKEB | ✅ | mPCIE wake signal (active low). Used to wake the PCIe device from low power states. | | 24 | 24 | mPCIe_CLKREQ3_B | ✅ | mPCIE clock request signal (active low). Used for PCIe clock power management. | | 27 | 27 | EXP_GPIO1 | ✅ | General purpose I/O expansion signals. Provide flexible interface options for the expansion connector. | | 28 | 28 | EXP_GPIO3 | ✅ | General purpose I/O expansion signals. Provide flexible interface options for the expansion connector. | | 29 | 29 | EXP_GPIO2 | ✅ | General purpose I/O expansion signals. Provide flexible interface options for the expansion connector. | | 30 | 30 | EXP_GPIO4 | ✅ | General purpose I/O expansion signals. Provide flexible interface options for the expansion connector. | | 33 | 33 | XDP_H_OBSDATA_A1 | ✅ | XDP observation data bus signals. Part of the debug interface for system observation. | | 34 | 34 | XDP_H_OBSDATA_A0 | ✅ | XDP observation data bus signals. Part of the debug interface for system observation. | | 35 | 35 | XDP_H_OBSDATA_A2 | ✅ | XDP observation data bus signals. Part of the debug interface for system observation. | | 36 | 36 | XDP_H_OBSDATA_A3 | ✅ | XDP observation data bus signals. Part of the debug interface for system observation. | | 39 | 39 | XDP_H_PRDYB | ✅ | XDP PRDY signal (active low). Indicates the debug target is ready. | | 40 | 40 | XDP_H_PREQB_PB | ✅ | XDP PREQ signal (active low, buffered). Debug probe request signal buffered through U1 with 200 ohm pullup. | | 41 | 41 | HOOK0 | ✅ | HOOK0 test/configuration signal connected to PMC_RSMRST through 1K series resistor. | | 42 | 42 | HOOK1 | ✅ | HOOK1 test/configuration signal connected to front panel power button through 0 ohm jumper, with optional DNI pulldown. | | 45 | 45 | HOOK2 | ✅ | HOOK2 test/configuration signal connected to PMC_CORE_PWROK through 1K series resistor. | | 46 | 46 | PMC_RSTBTN | ✅ | PMC reset button input with debounce capacitor and pullup resistor. Standard button interface configuration. | | 47 | 47 | HOOK6 | ✅ | HOOK6 test/configuration signal connected to PMC_PLTRST_R_V1P8 through 1K series resistor. | | 48 | 48 | ILB_RTC_TESTB | ✅ | RTC test signal (active low) with 1K pullup to RTC supply and 1uF capacitor. The large capacitor may cause slow signal transitions. | | 51 | 51 | HOOK4 | ✅ | HOOK4 test/configuration signal connected to +3VSB through 0 ohm jumper. | | 52 | 52 | XDP_H_TRSTB | ✅ | JTAG test reset signal (active low). Standard JTAG interface signal. | | 53 | 53 | HOOK5 | ✅ | HOOK5 test/configuration signal connected to +V1P8S through 0 ohm jumper. | | 54 | 54 | XDP_H_TCK | ✅ | JTAG test clock signal. Standard JTAG interface signal. | | 55 | 55 | +V1P8A | ✅ | 1.8V analog power supply pin. Powers the XDP buffer and provides reference voltage. | | 56 | 56 | XDP_H_TMS | ✅ | JTAG test mode select signal. Standard JTAG interface signal. | | 57 | 57 | XDP_H_TDO | ✅ | JTAG test data out signal with 51 ohm pullup to +V1P8A. The strong pullup is unusual for TDO and may cause excessive current draw when driven low. | | 58 | 58 | XDP_H_TDI | ✅ | JTAG test data in signal. Standard JTAG interface signal. | </details> <details> <summary>U1 - SN74AUP1G34 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](http://www.ti.com/lit/gpn/SN74AUP1G34) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/SN74AUP1G34) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | NC | | ✅ | NC (No Connect) pin is correctly left unconnected. | | 2 | A | XDP_H_PREQB_PB | ✅ | Input A is connected to XDP_H_PREQB_PB with a 200 ohm pull-up resistor to +V1P8A, providing a defined logic state. | | 3 | GND | GND | ✅ | Ground pin is correctly connected to the GND net. | | 4 | Y | XDP_H_PREQB | ✅ | Output Y is connected to XDP_H_PREQB, providing the buffered output signal. | | 5 | VCC | +V1P8A | ✅ | VCC is connected to +V1P8A (1.8V) with proper 0.1uF bypass capacitor C5. | </details> <details> <summary>R3 - 110-0001954 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001954) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | XDP_H_PREQB_PB | ✅ | Connected to XDP_H_PREQB_PB (U1 input), providing pull-up function. | | 2 | 2 | +V1P8A | ✅ | Connected to +V1P8A power supply, providing pull-up voltage. | </details> <details> <summary>C5 - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to GND, providing return path for bypass capacitor. | | 2 | 2 | +V1P8A | ✅ | Connected to +V1P8A, providing bypass capacitance for U1 VCC. | </details> <details> <summary>R13 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2C6_SCL | ✅ | Pin 1 connects to I2C6_SCL and serves as one end of the I2C clock line pull-up resistor. | | 2 | 2 | +V1P8S | ✅ | Pin 2 connects to +V1P8S (1.8V standby supply) and provides the pull-up voltage for the I2C clock line. | </details> <details> <summary>R14 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2C6_SDA | ✅ | Pin 1 connects to I2C6_SDA and serves as one end of the I2C data line pull-up resistor. | | 2 | 2 | +V1P8S | ✅ | Pin 2 connects to +V1P8S (1.8V standby supply) and provides the pull-up voltage for the I2C data line. | </details> <details> <summary>R15 - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_RSMRST | ✅ | 1K series resistor connecting PMC_RSMRST signal to expansion connector pin HOOK0 (J10 pin 41). Provides current limiting and protection for the reset signal going off-board. | | 2 | 2 | HOOK0 | ✅ | 1K series resistor connecting PMC_RSMRST signal to expansion connector pin HOOK0 (J10 pin 41). Provides current limiting and protection for the reset signal going off-board. | </details> <details> <summary>R16 - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_CORE_PWROK | ✅ | 1K series resistor connecting PMC_CORE_PWROK signal to expansion connector pin HOOK2 (J10 pin 45). Provides current limiting and protection for the power-good signal going off-board. | | 2 | 2 | HOOK2 | ✅ | 1K series resistor connecting PMC_CORE_PWROK signal to expansion connector pin HOOK2 (J10 pin 45). Provides current limiting and protection for the power-good signal going off-board. | </details> <details> <summary>R17 - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_PLTRST_R_V1P8 | ✅ | 1K series resistor connecting PMC_PLTRST_R_V1P8 signal to expansion connector pin HOOK6 (J10 pin 47). Provides current limiting and protection for the platform reset signal going off-board. | | 2 | 2 | HOOK6 | ✅ | 1K series resistor connecting PMC_PLTRST_R_V1P8 signal to expansion connector pin HOOK6 (J10 pin 47). Provides current limiting and protection for the platform reset signal going off-board. | </details> <details> <summary>R5 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | HOOK1 | ✅ | 0-ohm jumper connecting expansion connector pin HOOK1 (J10 pin 42) to front panel power button signal FP_PWRBTN. Provides direct connection with option for disconnection by not populating. | | 2 | 2 | FP_PWRBTN | ✅ | 0-ohm jumper connecting expansion connector pin HOOK1 (J10 pin 42) to front panel power button signal FP_PWRBTN. Provides direct connection with option for disconnection by not populating. | </details> <details> <summary>R6 - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_RSTBTN | ✅ | Connected to PMC_RSTBTN signal, which is pulled up to +V1P8S through this 1K resistor. This forms the pull-up side of a reset button input circuit. | | 2 | 2 | +V1P8S | ✅ | Connected to +V1P8S (1.8V standby power rail), providing the pull-up voltage for the reset button circuit. | </details> <details> <summary>C1 - 123-0001056 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PMC_RSTBTN | ✅ | Connected to PMC_RSTBTN signal, providing debouncing and filtering for the reset button input. | | 2 | 2 | GND | ✅ | Connected to GND, completing the RC filter network for the reset button input. | </details> <details> <summary>R7 - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | ILB_RTC_TESTB | ✅ | Connected to ILB_RTC_TESTB signal, which is pulled up to +RTCVCC through this 1K resistor and filtered to ground through C2. | | 2 | 2 | +RTCVCC | ✅ | Connected to +RTCVCC power rail, providing pull-up voltage for the ILB_RTC_TESTB signal. | </details> <details> <summary>C2 - 123-0001066 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001066) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Connected to ground, providing the return path for filtering the ILB_RTC_TESTB signal. | | 2 | 2 | ILB_RTC_TESTB | ✅ | Connected to ILB_RTC_TESTB signal, forming an RC filter with R7 (1K) for signal conditioning. | </details> <details> <summary>R21 - 110-0002078 ❌</summary> DRCY flagged 1 potential issues in this component. ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002078) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A | ❌ | <details><summary>R21 is configured as a 51 ohm pull-up resistor between the +V1P8A power rail (pin 1) and the XDP_H_TDO signal (pin 2). This configuration is incorrect for a JTAG TDO output signal. The 51 ohm value would draw excessive current (~35mA) when TDO is driven low, potentially damaging the output driver and causing signal integrity issues. TDO is an output signal that typically should not have a pull-up resistor, or if required, should use a weak pull-up (4.7k-10k ohms). The 51 ohm value is characteristic of series termination resistors, not pull-ups, suggesting this may be a design or connection error.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="3a073003e5413b0412d7" diff-visibility="full" variant="default" view-coords="33.07,50.37,40.57,57.87" aspect-ratio="1.29" } <ul><li>Pin 1 of R21 is connected to the +V1P8A power rail (1.8V) (from schematic)</li><li>Pin 2 of R21 is connected to net XDP_H_TDO (from schematic)</li><li>XDP_H_TDO connects to expansion connector J10 pin 57 (from schematic)</li><li>R21 has a resistance value of 51 ohms (51R0) (from schematic)</li><li>R21 is rated at 1/10W (100mW) power dissipation (from schematic)</li><li>This configuration creates a pull-up resistor from XDP_H_TDO to the +V1P8A power rail (reasoning)</li><li>XDP_H_TDO is a JTAG Test Data Out signal based on the naming convention and associated signals (XDP_H_TCK, XDP_H_TMS, XDP_H_TDI, XDP_H_TRSTB) visible in the schematic (reasoning)</li><li>TDO is an output signal from the device under test in JTAG and debug interfaces (reasoning)</li><li>A 51 ohm pull-up would draw approximately 35mA when TDO is driven low (1.8V / 51Ω = 35mA) (reasoning)</li><li>This current draw is excessive for typical digital logic outputs and could damage or overload the TDO output driver (reasoning)</li><li>The power dissipation in the resistor when TDO is low would be approximately 63mW (1.8V × 35mA), which is significant relative to the 100mW rating (reasoning)</li><li>Standard JTAG practice is to have pull-ups on input signals (TDI, TMS, TRST) but not on output signals (TDO) (reasoning)</li><li>If a pull-up is required on TDO for specific implementations, it should typically be a weak pull-up in the 4.7kΩ to 10kΩ range (reasoning)</li><li>No other XDP signals visible in the schematic (TDI, TMS, TCK, TRSTB) have similar pull-up resistors, making this configuration unusual (from schematic)</li><li>51 ohms is a typical value for series termination resistors used for impedance matching, not for pull-up applications (reasoning)</li><li>If series termination was intended, the resistor should be placed in series with the signal (between the source and load), not as a pull-up to power (reasoning)</li><li>Pull-up resistors on output signals can cause signal contention and increased power consumption when the output drives low (reasoning)</li><li>This configuration is likely a design error and should either be removed (DNI), replaced with a much higher value resistor (4.7k-10k ohms) if a weak pull-up is specifically required, or reconfigured as series termination if impedance matching is needed (reasoning)</li></ul></details> | | 2 | 2 | XDP_H_TDO | ❌ | <details><summary>R21 is configured as a 51 ohm pull-up resistor between the +V1P8A power rail (pin 1) and the XDP_H_TDO signal (pin 2). This configuration is incorrect for a JTAG TDO output signal. The 51 ohm value would draw excessive current (~35mA) when TDO is driven low, potentially damaging the output driver and causing signal integrity issues. TDO is an output signal that typically should not have a pull-up resistor, or if required, should use a weak pull-up (4.7k-10k ohms). The 51 ohm value is characteristic of series termination resistors, not pull-ups, suggesting this may be a design or connection error.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="3a073003e5413b0412d7" diff-visibility="full" variant="default" view-coords="34.44,50.37,41.94,57.87" aspect-ratio="1.29" } <ul><li>Pin 1 of R21 is connected to the +V1P8A power rail (1.8V) (from schematic)</li><li>Pin 2 of R21 is connected to net XDP_H_TDO (from schematic)</li><li>XDP_H_TDO connects to expansion connector J10 pin 57 (from schematic)</li><li>R21 has a resistance value of 51 ohms (51R0) (from schematic)</li><li>R21 is rated at 1/10W (100mW) power dissipation (from schematic)</li><li>This configuration creates a pull-up resistor from XDP_H_TDO to the +V1P8A power rail (reasoning)</li><li>XDP_H_TDO is a JTAG Test Data Out signal based on the naming convention and associated signals (XDP_H_TCK, XDP_H_TMS, XDP_H_TDI, XDP_H_TRSTB) visible in the schematic (reasoning)</li><li>TDO is an output signal from the device under test in JTAG and debug interfaces (reasoning)</li><li>A 51 ohm pull-up would draw approximately 35mA when TDO is driven low (1.8V / 51Ω = 35mA) (reasoning)</li><li>This current draw is excessive for typical digital logic outputs and could damage or overload the TDO output driver (reasoning)</li><li>The power dissipation in the resistor when TDO is low would be approximately 63mW (1.8V × 35mA), which is significant relative to the 100mW rating (reasoning)</li><li>Standard JTAG practice is to have pull-ups on input signals (TDI, TMS, TRST) but not on output signals (TDO) (reasoning)</li><li>If a pull-up is required on TDO for specific implementations, it should typically be a weak pull-up in the 4.7kΩ to 10kΩ range (reasoning)</li><li>No other XDP signals visible in the schematic (TDI, TMS, TCK, TRSTB) have similar pull-up resistors, making this configuration unusual (from schematic)</li><li>51 ohms is a typical value for series termination resistors used for impedance matching, not for pull-up applications (reasoning)</li><li>If series termination was intended, the resistor should be placed in series with the signal (between the source and load), not as a pull-up to power (reasoning)</li><li>Pull-up resistors on output signals can cause signal contention and increased power consumption when the output drives low (reasoning)</li><li>This configuration is likely a design error and should either be removed (DNI), replaced with a much higher value resistor (4.7k-10k ohms) if a weak pull-up is specifically required, or reconfigured as series termination if impedance matching is needed (reasoning)</li></ul></details> | </details> <details> <summary>U42 - WGI210AT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/WGI210AT) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | LAN_PWR_GOOD | $18N3538 | ✅ | LAN_PWR_GOOD is pulled up to +3VSB_LAN through R828 (10K), providing a power good indication signal. | | 2 | NC_SI_CLK_IN | $18N3372 | ✅ | NC_SI_CLK_IN is pulled down to GND through R837 (1K), terminating this unused serial interface clock input. | | 3 | NC_SI_CRS_DV | $18N3374 | ✅ | NC_SI_CRS_DV is pulled down to GND through R838 (1K), terminating this unused serial interface signal. | | 4 | JTAG_TDO | | ✅ | JTAG_TDO is left unconnected, which is acceptable for a JTAG output pin. | | 5 | NC_SI_RXD1 | $18N3305 | ✅ | NC_SI_RXD1 is pulled up to +3VSB_LAN through R826 (10K), terminating this unused serial interface receive data pin. | | 6 | NC_SI_RXD0 | $18N3303 | ✅ | NC_SI_RXD0 is pulled up to +3VSB_LAN through R825 (10K), terminating this unused serial interface receive data pin. | | 7 | NC_SI_TX_EN | $18N3376 | ✅ | NC_SI_TX_EN is pulled down to GND through R839 (1K), terminating this unused serial interface transmit enable pin. | | 8 | NC_SI_TXD1 | $18N3301 | ✅ | NC_SI_TXD1 is pulled up to +3VSB_LAN through R824 (10K), terminating this unused serial interface transmit data pin. | | 9 | NC_SI_TXD0 | $18N3299 | ✅ | NC_SI_TXD0 is pulled up to +3VSB_LAN through R823 (10K), terminating this unused serial interface transmit data pin. | | 10 | VDD3P3_10 | +3VSB_LAN | ✅ | VDD3P3_10 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors. | | 11 | VDD0P9_11 | +0V9_LAN | ✅ | VDD0P9_11 is connected to +0V9_LAN power rail with appropriate decoupling capacitors. | | 12 | NVM_SI | $18N2399 | ✅ | NVM_SI connects to the SPI EEPROM (U43) MOSI line through series resistor R832 (33.2 ohm) with pull-up R848 (33.2K). | | 13 | NVM_SK | $18N2397 | ✅ | NVM_SK connects to the SPI EEPROM (U43) clock line through series resistor R834 (33.2 ohm). | | 14 | NVM_SO | $18N3554 | ✅ | NVM_SO connects to the SPI EEPROM (U43) MISO line through series resistor R833 (33.2 ohm). | | 15 | NVM_CS_N | $18N2395 | ✅ | NVM_CS_N connects to the SPI EEPROM (U43) chip select line through series resistor R835 (33.2 ohm). | | 16 | PE_WAKE_N | PMC_PCIE_WAKE | ✅ | PE_WAKE_N is connected to PMC_PCIE_WAKE signal for PCIe wake functionality. | | 17 | PE_RST_N | PMC_PLTRST_L | ✅ | PE_RST_N is connected to PMC_PLTRST_L signal for PCIe reset functionality. | | 18 | JTAG_TMS | $18N3293 | ✅ | JTAG_TMS is pulled up to +3VSB_LAN through R820 (10K) for proper JTAG operation. | | 19 | JTAG_CLK | $18N3295 | ✅ | JTAG_CLK is pulled up to +3VSB_LAN through R821 (10K) for proper JTAG operation. | | 20 | PE_TXN | PCIE_C_RXP2 | ✅ | PE_TXN and PE_TXP implement intentional PCIe polarity inversion, with both differential pairs swapped for layout convenience. | | 21 | PE_TXP | PCIE_C_RXN2 | ✅ | PE_TXN and PE_TXP implement intentional PCIe polarity inversion, with both differential pairs swapped for layout convenience. | | 22 | NC/INTVCC | | ✅ | NC/INTVCC is left unconnected, which is appropriate for an internal voltage or no-connect pin. | | 23 | PE_RXN | PCIE_C_TXP2 | ✅ | PE_RXN and PE_RXP implement intentional PCIe polarity inversion, with both differential pairs swapped for layout convenience. | | 24 | PE_RXP | PCIE_C_TXN2 | ✅ | PE_RXN and PE_RXP implement intentional PCIe polarity inversion, with both differential pairs swapped for layout convenience. | | 25 | PECLK_N | PCIE_CLK-N2 | ✅ | PECLK_N is connected to the PCIe reference clock negative signal with test point TP17. | | 26 | PECLK_P | PCIE_CLK-P2 | ✅ | PECLK_P is connected to the PCIe reference clock positive signal with test point TP18. | | 27 | VDD3P3_27 | +3VSB_LAN | ✅ | VDD3P3_27 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors. | | 28 | DEV_OFF_N | $18N3540 | ✅ | DEV_OFF_N is pulled up to +3VSB_LAN through R827 (10K), keeping the device enabled by default. | | 29 | JTAG_TDI | $18N3297 | ✅ | JTAG_TDI is pulled up to +3VSB_LAN through R822 (10K) for proper JTAG operation. | | 30 | LED1 | LAN-LED1 | ✅ | LED1 drives the link LED through R843 (301 ohm) to the RJ45 connector with capacitive filtering. | | 31 | LED0 | LAN-LED0 | ✅ | LED0 drives an LED output to the RJ45 connector with capacitive filtering. | | 32 | VDD0P9_32 | +0V9_LAN | ✅ | VDD0P9_32 is connected to +0V9_LAN power rail with appropriate decoupling capacitors. | | 33 | LED2 | LAN-LED2 | ✅ | LED2 drives the 1G link LED through R844 (301 ohm) to the RJ45 connector with capacitive filtering. | | 34 | SMB_CLK | LAN-SMB-CLK | ✅ | SMB_CLK is connected to the SMBus clock signal. | | 35 | SMB_ALRT_N | LAN-SMB-ALERT# | ✅ | SMB_ALRT_N is connected to the SMBus alert signal. | | 36 | SMB_DATA | LAN-SMB-DATA | ✅ | SMB_DATA is connected to the SMBus data signal. | | 37 | CBOT | $18N2590 | ✅ | CBOT and CTOP form the internal regulator compensation network with C425 (0.039uF) connected between them. | | 40 | CTOP | $18N2588 | ✅ | CBOT and CTOP form the internal regulator compensation network with C425 (0.039uF) connected between them. | | 38 | VDD0P9_OUT | +0V9_LAN | ✅ | VDD0P9_OUT is the internal 0.9V regulator output, connected to the +0V9_LAN rail with decoupling. | | 39 | VDD1P5_OUT | +1V5_LAN | ✅ | VDD1P5_OUT is the internal 1.5V regulator output, connected to the +1V5_LAN rail with decoupling. | | 41 | VDD3P3_41 | +3VSB_LAN | ✅ | VDD3P3_41 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors. | | 42 | VDD0P9_42 | +0V9_LAN | ✅ | VDD0P9_42 is connected to +0V9_LAN power rail with appropriate decoupling capacitors. | | 43 | NC_SI_ARB_IN | | ✅ | NC_SI_ARB_IN is left unconnected as indicated by the NC prefix. | | 44 | NC_SI_ARB_OUT | | ✅ | NC_SI_ARB_OUT is left unconnected as indicated by the NC prefix. | | 45 | XTAL2 | LAN_XTAL2 | ✅ | XTAL2 and XTAL1 connect to crystal X1 (25MHz) with appropriate load capacitors C252 and C253 (27pF each). | | 46 | XTAL1 | LAN_XTAL1 | ✅ | XTAL2 and XTAL1 connect to crystal X1 (25MHz) with appropriate load capacitors C252 and C253 (27pF each). | | 47 | VDD1P5_47 | +1V5_LAN | ✅ | VDD1P5_47 is connected to +1V5_LAN power rail with appropriate decoupling capacitors. | | 48 | RSET | LAN_RSET | ✅ | RSET is connected to GND through R836 (4.99K) to set internal reference currents. | | 49 | MDI_MINUS3/SER_N | MDI_N3 | ✅ | MDI_MINUS3 and MDI_PLUS3 connect to the RJ45 connector J11 for Ethernet pair 3. | | 50 | MDI_PLUS3/SER_P | MDI_P3 | ✅ | MDI_MINUS3 and MDI_PLUS3 connect to the RJ45 connector J11 for Ethernet pair 3. | | 51 | VDD3P3_51 | +3VSB_LAN | ✅ | VDD3P3_51 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors. | | 52 | MDI_MINUS2/SET_N | MDI_N2 | ✅ | MDI_MINUS2 and MDI_PLUS2 connect to the RJ45 connector J11 for Ethernet pair 2. | | 53 | MDI_PLUS2 | MDI_P2 | ✅ | MDI_MINUS2 and MDI_PLUS2 connect to the RJ45 connector J11 for Ethernet pair 2. | | 54 | MDI_MINUS1/SRDS_SIG_DET | MDI_N1 | ✅ | MDI_MINUS1 and MDI_PLUS1 connect to the RJ45 connector J11 for Ethernet pair 1. | | 55 | MDI_PLUS1/SFP_I2C_CLK | MDI_P1 | ✅ | MDI_MINUS1 and MDI_PLUS1 connect to the RJ45 connector J11 for Ethernet pair 1. | | 56 | VDD1P5_56 | +1V5_LAN | ✅ | VDD1P5_56 is connected to +1V5_LAN power rail with appropriate decoupling capacitors. | | 57 | MDI_MINUS0/SFP_I2C_DATA | MDI_N0 | ✅ | MDI_MINUS0 and MDI_PLUS0 connect to the RJ45 connector J11 for Ethernet pair 0. | | 58 | MDI_PLUS0/NC | MDI_P0 | ✅ | MDI_MINUS0 and MDI_PLUS0 connect to the RJ45 connector J11 for Ethernet pair 0. | | 59 | VDD0P9_59 | +0V9_LAN | ✅ | VDD0P9_59 is connected to +0V9_LAN power rail with appropriate decoupling capacitors. | | 60 | SDP3 | | ✅ | SDP3 is left unconnected, which is acceptable for an unused software-defined pin. | | 61 | SDP1/PCIE_DIS | | ✅ | SDP1/PCIE_DIS is left unconnected, which is acceptable for an unused software-defined pin. | | 62 | SDP2 | | ✅ | SDP2 is left unconnected, which is acceptable for an unused software-defined pin. | | 63 | SDP0 | | ✅ | SDP0 is left unconnected, which is acceptable for an unused software-defined pin. | | 64 | VDD3P3_64 | +3VSB_LAN | ✅ | VDD3P3_64 is connected to +3VSB_LAN power rail with appropriate decoupling capacitors. | | 65 | GND_PAD | GND | ✅ | GND_PAD is properly connected to the ground plane. | </details> <details> <summary>R832 - 1120-0003 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N2435 | ✅ | Connected to net $18N2435, which connects to U43 pin 5 (SI) and R848 pin 2. This is the flash memory side of the series resistor. | | 2 | 2 | $18N2399 | ✅ | Connected to net $18N2399, which connects to U42 pin 12 (NVM_SI). This is the LAN controller side of the series resistor. | </details> <details> <summary>R833 - 1120-0003 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3554 | ✅ | Connected to net $18N3554, which connects to U42 pin 14 (NVM_SO). This is the LAN controller side of the series resistor. | | 2 | 2 | $18N3552 | ✅ | Connected to net $18N3552, which connects to U43 pin 2 (SO). This is the flash memory side of the series resistor. | </details> <details> <summary>R834 - 1120-0003 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N2437 | ✅ | Connected to net $18N2437, which connects to U43 pin 6 (SCK). This is the flash memory side of the series resistor. | | 2 | 2 | $18N2397 | ✅ | Connected to net $18N2397, which connects to U42 pin 13 (NVM_SK). This is the LAN controller side of the series resistor. | </details> <details> <summary>R835 - 1120-0003 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0003) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N2439 | ✅ | Connected to net $18N2439, which connects to U43 pin 1 (CS#). This is the flash memory side of the series resistor. | | 2 | 2 | $18N2395 | ✅ | Connected to net $18N2395, which connects to U42 pin 15 (NVM_CS_N). This is the LAN controller side of the series resistor. | </details> <details> <summary>R830 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | Connected to +3VSB_LAN power rail. This is the pull-up supply side of the resistor. | | 2 | 2 | $18N3609 | ✅ | Connected to net $18N3609, which connects to U43 pin 3 (WP#). This pulls the write protect pin high to disable hardware write protection. | </details> <details> <summary>R831 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | Connected to +3VSB_LAN power rail. This is the pull-up supply side of the resistor. | | 2 | 2 | $18N3659 | ✅ | Connected to net $18N3659, which connects to U43 pin 7 (HOLD#). This pulls the hold pin high to keep the hold function inactive. | </details> <details> <summary>R848 - 1120-0359 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0359) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | Connected to +3VSB_LAN power rail. This is the pull-up supply side of the resistor. | | 2 | 2 | $18N2435 | ✅ | Connected to net $18N2435, which connects to U43 pin 5 (SI) and R832 pin 1. This provides a weak pull-up to ensure a defined logic state on the serial input line. | </details> <details> <summary>U43 - AT25DF081A-SSH ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.renesas.com/us/en/document/dst/at25df081a-datasheet?language=en) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/AT25DF081A-SSH) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | CS# | $18N2439 | ✅ | CS# (Chip Select) is correctly connected through series resistor R835 to U42 NVM_CS_N pin. | | 2 | SO | $18N3552 | ✅ | SO (Serial Output) is correctly connected through series resistor R833 to U42 NVM_SO pin. | | 3 | WP# | $18N3609 | ✅ | WP# (Write Protect) is correctly pulled up to +3VSB_LAN through R830 (10KΩ) as recommended by the datasheet. | | 4 | GND | GND | ✅ | GND pin is correctly connected to the ground net. | | 5 | SI | $18N2435 | ✅ | SI (Serial Input) is correctly connected through series resistor R832 to U42 NVM_SI pin, with pull-up R848 (33.2KΩ) to +3VSB_LAN. | | 6 | SCK | $18N2437 | ✅ | SCK (Serial Clock) is correctly connected through series resistor R834 to U42 NVM_SK pin. | | 7 | HOLD# | $18N3659 | ✅ | HOLD# pin is correctly pulled up to +3VSB_LAN through R831 (10KΩ) as recommended by the datasheet. | | 8 | VCC | +3VSB_LAN | ✅ | VCC pin is correctly connected to +3VSB_LAN, which is within the specified 2.7V to 3.6V supply voltage range. | </details> <details> <summary>R844 - 1120-0203 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0203) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN-LED2 | ✅ | LED current limiting resistor for LED2 (speed indicator). Pin 1 connects to LAN-LED2 from U42, and pin 2 connects to 1G-LED-N which drives J11 LED2 pin 12. | | 2 | 2 | 1G-LED-N | ✅ | LED current limiting resistor for LED2 (speed indicator). Pin 1 connects to LAN-LED2 from U42, and pin 2 connects to 1G-LED-N which drives J11 LED2 pin 12. | </details> <details> <summary>C431 - 2220-0039 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2220-0039) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN-LED0 | ✅ | LED signal filtering capacitor. Pin 1 connects to LAN-LED0 (LED2 pin 11) and pin 2 connects to GND. | | 2 | 2 | GND | ✅ | LED signal filtering capacitor. Pin 1 connects to LAN-LED0 (LED2 pin 11) and pin 2 connects to GND. | </details> <details> <summary>C427 - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2222-0016) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3856 | ✅ | Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND. | | 2 | 2 | GND | ✅ | Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND. | </details> <details> <summary>C426 - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2222-0016) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3856 | ✅ | Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND. | | 2 | 2 | GND | ✅ | Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND. | </details> <details> <summary>C429 - 2220-0039 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2220-0039) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LINK-LED-N | ✅ | LED signal filtering capacitor. Pin 1 connects to LINK-LED-N (LED1 cathode) and pin 2 connects to GND. | | 2 | 2 | GND | ✅ | LED signal filtering capacitor. Pin 1 connects to LINK-LED-N (LED1 cathode) and pin 2 connects to GND. | </details> <details> <summary>J11 - RJ45 W XFMR GRN-ORN GRN LEDS ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3362-0042) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | MD1+ | MDI_P0 | ✅ | MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation. | | 2 | MD1- | MDI_N0 | ✅ | MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation. | | 3 | MD2+ | MDI_P1 | ✅ | MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation. | | 4 | MD2- | MDI_N1 | ✅ | MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation. | | 7 | MD3+ | MDI_P2 | ✅ | MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation. | | 8 | MD3- | MDI_N2 | ✅ | MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation. | | 9 | MD4+ | MDI_P3 | ✅ | MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation. | | 10 | MD4- | MDI_N3 | ✅ | MDI differential pairs for Ethernet connection. These pins connect the integrated magnetics to the PHY (U42) MDI outputs for 1000BASE-T operation. | | 5 | CT1 | $18N3856 | ✅ | Center tap connections for the integrated magnetics. Both pins connect to the same net ($18N3856) which is filtered to GND through C426, C427, and C428. | | 6 | CT2 | $18N3856 | ✅ | Center tap connections for the integrated magnetics. Both pins connect to the same net ($18N3856) which is filtered to GND through C426, C427, and C428. | | 11 | LED2_AC1 | LAN-LED0 | ✅ | LED2 connections configured for differential or bi-color LED operation. Pin 11 connects to U42 LED0 output without current limiting, while pin 12 connects to U42 LED2 output through R844 (301Ω). This asymmetric configuration suggests bi-color LED operation but lacks current limiting on one side. | | 12 | LED2_AD1 | 1G-LED-N | ✅ | LED2 connections configured for differential or bi-color LED operation. Pin 11 connects to U42 LED0 output without current limiting, while pin 12 connects to U42 LED2 output through R844 (301Ω). This asymmetric configuration suggests bi-color LED operation but lacks current limiting on one side. | | 13 | LED1_C | LINK-LED-N | ✅ | LED1 connections for link indication. Pin 14 is the anode connected to +3VSB_LAN, and pin 13 is the cathode driven by U42 LED1 output through R843 (301Ω). | | 14 | LED1_A | +3VSB_LAN | ✅ | LED1 connections for link indication. Pin 14 is the anode connected to +3VSB_LAN, and pin 13 is the cathode driven by U42 LED1 output through R843 (301Ω). | | 15 | SHLD1 | GND_EARTH | ✅ | Shield connections for EMI protection. Both pins connect to GND_EARTH for proper shielding of the RJ45 connector. | | 16 | SHLD2 | GND_EARTH | ✅ | Shield connections for EMI protection. Both pins connect to GND_EARTH for proper shielding of the RJ45 connector. | </details> <details> <summary>C430 - 2220-0039 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2220-0039) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | 1G-LED-N | ✅ | LED signal filtering capacitor. Pin 1 connects to 1G-LED-N (LED2 pin 12) and pin 2 connects to GND. | | 2 | 2 | GND | ✅ | LED signal filtering capacitor. Pin 1 connects to 1G-LED-N (LED2 pin 12) and pin 2 connects to GND. | </details> <details> <summary>C428 - 2222-0014 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2222-0014) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3856 | ✅ | Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND. | | 2 | 2 | GND | ✅ | Center tap filtering capacitor. Pin 1 connects to the center tap net ($18N3856) and pin 2 connects to GND. | </details> <details> <summary>R843 - 1120-0203 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0203) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN-LED1 | ✅ | LED current limiting resistor for LED1 (link indicator). Pin 1 connects to LAN-LED1 from U42, and pin 2 connects to LINK-LED-N which drives J11 LED1 cathode. | | 2 | 2 | LINK-LED-N | ✅ | LED current limiting resistor for LED1 (link indicator). Pin 1 connects to LAN-LED1 from U42, and pin 2 connects to LINK-LED-N which drives J11 LED1 cathode. | </details> <details> <summary>C252 - 123-0001107 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001107) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN_XTAL1 | ✅ | Load capacitor for crystal oscillator connected between XTAL1 and ground. The 27pF value provides load capacitance for the 25MHz crystal. | | 2 | 2 | GND | ✅ | Load capacitor for crystal oscillator connected between XTAL1 and ground. The 27pF value provides load capacitance for the 25MHz crystal. | </details> <details> <summary>C253 - 123-0001107 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001107) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN_XTAL2 | ✅ | Load capacitor for crystal oscillator connected between XTAL2 and ground. The 27pF value matches C252 for symmetric loading. | | 2 | 2 | GND | ✅ | Load capacitor for crystal oscillator connected between XTAL2 and ground. The 27pF value matches C252 for symmetric loading. | </details> <details> <summary>X1 - 145-0004792 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/145-0004792) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | LAN_XTAL2 | ✅ | Crystal oscillator terminal connected to XTAL2 pin of U42 LAN controller. This is one of the two active terminals of the crystal oscillator. | | 2 | 2 | GND | ✅ | Ground connection for crystal case/shield. Correctly connected to GND. | | 3 | 3 | LAN_XTAL1 | ✅ | Crystal oscillator terminal connected to XTAL1 pin of U42 LAN controller. This is the second active terminal of the crystal oscillator. | | 4 | 4 | GND | ✅ | Ground connection for crystal case/shield. Correctly connected to GND. | </details> <details> <summary>R836 - 1120-0018 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0018) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | RSET resistor connected between U42's RSET pin and ground. The 4.99K value sets a reference current or configuration parameter for the LAN controller. | | 2 | 2 | LAN_RSET | ✅ | RSET resistor connected between U42's RSET pin and ground. The 4.99K value sets a reference current or configuration parameter for the LAN controller. | </details> <details> <summary>R827 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting DEV_OFF_N signal to +3VSB_LAN power rail. This ensures the active-low device off signal is in a known high state when not driven. | | 2 | 2 | $18N3540 | ✅ | 10K pull-up resistor connecting DEV_OFF_N signal to +3VSB_LAN power rail. This ensures the active-low device off signal is in a known high state when not driven. | </details> <details> <summary>R828 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting LAN_PWR_GOOD signal to +3VSB_LAN power rail. This provides a default high state for the power good output signal. | | 2 | 2 | $18N3538 | ✅ | 10K pull-up resistor connecting LAN_PWR_GOOD signal to +3VSB_LAN power rail. This provides a default high state for the power good output signal. | </details> <details> <summary>R820 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting JTAG_TMS signal to +3VSB_LAN power rail. This ensures the JTAG Test Mode Select signal has a defined state when not driven. | | 2 | 2 | $18N3293 | ✅ | 10K pull-up resistor connecting JTAG_TMS signal to +3VSB_LAN power rail. This ensures the JTAG Test Mode Select signal has a defined state when not driven. | </details> <details> <summary>R821 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting JTAG_CLK signal to +3VSB_LAN power rail. This ensures the JTAG clock signal has a defined state when not driven. | | 2 | 2 | $18N3295 | ✅ | 10K pull-up resistor connecting JTAG_CLK signal to +3VSB_LAN power rail. This ensures the JTAG clock signal has a defined state when not driven. | </details> <details> <summary>R822 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting JTAG_TDI signal to +3VSB_LAN power rail. This ensures the JTAG Test Data In signal has a defined state when not driven. | | 2 | 2 | $18N3297 | ✅ | 10K pull-up resistor connecting JTAG_TDI signal to +3VSB_LAN power rail. This ensures the JTAG Test Data In signal has a defined state when not driven. | </details> <details> <summary>R823 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting NC_SI_TXD0 signal to +3VSB_LAN power rail. This ensures the serial interface transmit data signal has a defined state. | | 2 | 2 | $18N3299 | ✅ | 10K pull-up resistor connecting NC_SI_TXD0 signal to +3VSB_LAN power rail. This ensures the serial interface transmit data signal has a defined state. | </details> <details> <summary>R824 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting NC_SI_TXD1 signal to +3VSB_LAN power rail. This ensures the serial interface transmit data signal has a defined state. | | 2 | 2 | $18N3301 | ✅ | 10K pull-up resistor connecting NC_SI_TXD1 signal to +3VSB_LAN power rail. This ensures the serial interface transmit data signal has a defined state. | </details> <details> <summary>R825 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting NC_SI_RXD0 signal to +3VSB_LAN power rail. This ensures the serial interface receive data signal has a defined state. | | 2 | 2 | $18N3303 | ✅ | 10K pull-up resistor connecting NC_SI_RXD0 signal to +3VSB_LAN power rail. This ensures the serial interface receive data signal has a defined state. | </details> <details> <summary>R826 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +3VSB_LAN | ✅ | 10K pull-up resistor connecting NC_SI_RXD1 signal to +3VSB_LAN power rail. This ensures the serial interface receive data signal has a defined state. | | 2 | 2 | $18N3305 | ✅ | 10K pull-up resistor connecting NC_SI_RXD1 signal to +3VSB_LAN power rail. This ensures the serial interface receive data signal has a defined state. | </details> <details> <summary>R837 - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3372 | ✅ | 1K pull-down resistor connecting NC_SI_CLK_IN signal to ground. This ensures the serial interface clock input signal has a defined low state when not driven. | | 2 | 2 | GND | ✅ | 1K pull-down resistor connecting NC_SI_CLK_IN signal to ground. This ensures the serial interface clock input signal has a defined low state when not driven. | </details> <details> <summary>R838 - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3374 | ✅ | 1K pull-down resistor connecting NC_SI_CRS_DV signal to ground. This ensures the serial interface carrier sense/data valid signal has a defined low state when not driven. | | 2 | 2 | GND | ✅ | 1K pull-down resistor connecting NC_SI_CRS_DV signal to ground. This ensures the serial interface carrier sense/data valid signal has a defined low state when not driven. | </details> <details> <summary>R839 - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0010) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $18N3376 | ✅ | 1K pull-down resistor connecting NC_SI_TX_EN signal to ground. This ensures the serial interface transmit enable signal has a defined low state when not driven. | | 2 | 2 | GND | ✅ | 1K pull-down resistor connecting NC_SI_TX_EN signal to ground. This ensures the serial interface transmit enable signal has a defined low state when not driven. | </details> <details> <summary>U7 - NTS0102GT ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0102GT) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | B2 | UART2_RXD | ✅ | B2 pin correctly connected to UART2_RXD for 3.3V side of receive data channel. | | 2 | GND | GND | ✅ | GND pin correctly connected to ground plane. | | 3 | VCCA | +V1P8S | ✅ | VCCA pin correctly connected to +V1P8S for 1.8V A-side supply. | | 4 | A2 | SIO_UART2_RXD | ✅ | A2 pin correctly connected to SIO_UART2_RXD for 1.8V side of receive data channel. | | 5 | A1 | SIO_UART2_TXD | ✅ | A1 pin correctly connected to SIO_UART2_TXD for 1.8V side of transmit data channel. | | 6 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE pin correctly connected to PMC_PLTRST_R_V1P8 for enable control. | | 7 | VCCB | +3VSB | ✅ | VCCB pin correctly connected to +3VSB for 3.3V B-side supply. | | 8 | B1 | UART2_TXD | ✅ | B1 pin correctly connected to UART2_TXD for 3.3V side of transmit data channel. | </details> <details> <summary>U15 - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8S | ✅ | VCCA pin correctly connected to +V1P8S for 1.8V A-side supply. | | 2 | A1 | SIO_UART1_RTSB | ✅ | A1 pin correctly connected to SIO_UART1_RTSB for 1.8V side of RTS flow control signal. | | 3 | A2 | SIO_UART1_CTSB | ✅ | A2 pin correctly connected to SIO_UART1_CTSB for 1.8V side of CTS flow control signal. | | 4 | A3 | SIO_UART1_RXD | ✅ | A3 pin correctly connected to SIO_UART1_RXD for 1.8V side of receive data channel. | | 5 | A4 | SIO_UART1_TXD | ✅ | A4 pin correctly connected to SIO_UART1_TXD for 1.8V side of transmit data channel. | | 6 | GND | GND | ✅ | GND pin correctly connected to ground plane. | | 7 | B4 | UART1_TXD | ✅ | B4 pin correctly connected to UART1_TXD for 3.3V side of transmit data channel. | | 8 | B3 | UART1_RXD | ✅ | B3 pin correctly connected to UART1_RXD for 3.3V side of receive data channel. | | 9 | B2 | UART1_CTSB | ✅ | B2 pin correctly connected to UART1_CTSB for 3.3V side of CTS flow control signal. | | 10 | B1 | UART1_RTSB | ✅ | B1 pin correctly connected to UART1_RTSB for 3.3V side of RTS flow control signal. | | 11 | VCCB | +3VSB | ✅ | VCCB pin correctly connected to +3VSB for 3.3V B-side supply. | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE pin correctly connected to PMC_PLTRST_R_V1P8 for enable control. | </details> <details> <summary>U10 - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8A | ✅ | VCCA is correctly connected to +V1P8A (1.8V supply), providing the reference voltage for the A-side of the level translator. | | 2 | A1 | SOC_GPIO_S5_2 | ✅ | A1 and B1 form a bidirectional translation channel between SOC_GPIO_S5_2 (1.8V) and GPIO_S5_2 (3.3V), with correct signal mapping. | | 10 | B1 | GPIO_S5_2 | ✅ | A1 and B1 form a bidirectional translation channel between SOC_GPIO_S5_2 (1.8V) and GPIO_S5_2 (3.3V), with correct signal mapping. | | 3 | A2 | SOC_GPIO_S5_1 | ✅ | A2 and B2 form a bidirectional translation channel between SOC_GPIO_S5_1 (1.8V) and GPIO_S5_1 (3.3V), with correct signal mapping. | | 9 | B2 | GPIO_S5_1 | ✅ | A2 and B2 form a bidirectional translation channel between SOC_GPIO_S5_1 (1.8V) and GPIO_S5_1 (3.3V), with correct signal mapping. | | 4 | A3 | SOC_GPIO_S5_0 | ✅ | A3 and B3 form a bidirectional translation channel between SOC_GPIO_S5_0 (1.8V) and GPIO_S5_0 (3.3V), with correct signal mapping. | | 8 | B3 | GPIO_S5_0 | ✅ | A3 and B3 form a bidirectional translation channel between SOC_GPIO_S5_0 (1.8V) and GPIO_S5_0 (3.3V), with correct signal mapping. | | 5 | A4 | | ✅ | Channel 4 is unused with A4 not connected and B4 tied to GND. This configuration is consistent across similar components and likely intentional, though not typical for level translators. | | 7 | B4 | GND | ✅ | Channel 4 is unused with A4 not connected and B4 tied to GND. This configuration is consistent across similar components and likely intentional, though not typical for level translators. | | 6 | GND | GND | ✅ | GND is correctly connected to the ground plane. | | 11 | VCCB | +PS_3VSB | ✅ | VCCB is correctly connected to +PS_3VSB (3.3V standby supply), providing the reference voltage for the B-side and ensuring operation in standby mode. | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE is correctly connected to PMC_PLTRST_R_V1P8, a platform reset signal that enables the level translator after reset is deasserted. | </details> <details> <summary>U17 - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8S | ✅ | VCCA is correctly connected to +V1P8S (1.8V supply), providing the reference voltage for the A-side of the level translator. | | 2 | A1 | I2S_MCLK | ✅ | A1 and B1 form a bidirectional translation channel between I2S_MCLK (1.8V) and I2SMCLK_GPIO (3.3V), with correct signal mapping. | | 10 | B1 | I2SMCLK_GPIO | ✅ | A1 and B1 form a bidirectional translation channel between I2S_MCLK (1.8V) and I2SMCLK_GPIO (3.3V), with correct signal mapping. | | 3 | A2 | SOC_PWM1 | ✅ | A2 and B2 form a bidirectional translation channel between SOC_PWM1 (1.8V) and PWM1 (3.3V), with correct signal mapping. | | 9 | B2 | PWM1 | ✅ | A2 and B2 form a bidirectional translation channel between SOC_PWM1 (1.8V) and PWM1 (3.3V), with correct signal mapping. | | 4 | A3 | SOC_PWM0 | ✅ | A3 and B3 form a bidirectional translation channel between SOC_PWM0 (1.8V) and PWM0 (3.3V), with correct signal mapping. | | 8 | B3 | PWM0 | ✅ | A3 and B3 form a bidirectional translation channel between SOC_PWM0 (1.8V) and PWM0 (3.3V), with correct signal mapping. | | 5 | A4 | | ✅ | Channel 4 is unused with A4 not connected and B4 tied to GND. This configuration is consistent across similar components and likely intentional, though not typical for level translators. | | 7 | B4 | GND | ✅ | Channel 4 is unused with A4 not connected and B4 tied to GND. This configuration is consistent across similar components and likely intentional, though not typical for level translators. | | 6 | GND | GND | ✅ | GND is correctly connected to the ground plane. | | 11 | VCCB | +3VSB | ✅ | VCCB is correctly connected to +3VSB (3.3V standby supply), providing the reference voltage for the B-side and ensuring operation in standby mode. | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE is correctly connected to PMC_PLTRST_R_V1P8, a platform reset signal that enables the level translator after reset is deasserted. | </details> <details> <summary>U18 - NTB0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTB0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8A | ✅ | VCCA is correctly connected to +V1P8A, providing 1.8V reference voltage for the A-side of the level translator. | | 2 | A1 | SOC_SPI_MOSI-R | ✅ | A1 is correctly connected to SOC_SPI_MOSI-R, translating the SPI MOSI signal from the SOC to the B-side. | | 3 | A2 | SOC_SPI_CLK-R | ✅ | A2 is correctly connected to SOC_SPI_CLK-R, translating the SPI clock signal from the SOC to the B-side. | | 4 | A3 | SOC_SPI_MISO-R | ✅ | A3 is correctly connected to SOC_SPI_MISO-R, translating the SPI MISO signal from the SOC to the B-side. | | 5 | A4 | SOC_SPI_CS0B-R | ✅ | A4 is correctly connected to SOC_SPI_CS0B-R, translating the SPI chip select signal from the SOC to the B-side. | | 6 | GND | GND | ✅ | GND is correctly connected to the ground net. | | 7 | B4 | SPI_CS0 | ✅ | B4 is correctly connected to SPI_CS0, providing the translated SPI chip select signal to the SPI flash and DediProg connector. | | 8 | B3 | SPI_MISO | ✅ | B3 is correctly connected to SPI_MISO, providing the translated SPI MISO signal to the SPI flash and DediProg connector. | | 9 | B2 | SPI_CLK | ✅ | B2 is correctly connected to SPI_CLK, providing the translated SPI clock signal to the SPI flash and DediProg connector. | | 10 | B1 | SPI_MOSI | ✅ | B1 is correctly connected to SPI_MOSI, providing the translated SPI MOSI signal to the SPI flash and DediProg connector. | | 11 | VCCB | +V_SPI | ✅ | VCCB is correctly connected to +V_SPI, which provides selectable voltage (1.8V or 3.3V) for the B-side based on jumper configuration. | | 12 | OE | DDP_IO3L | ✅ | OE is correctly connected to DDP_IO3L with a 100K pullup to +V1P8A, enabling the translator by default while allowing external control. | </details> <details> <summary>R147 - 110-0001859 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001859) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A | ✅ | Pin 1 is correctly connected to +V1P8A, providing the pullup voltage source. | | 2 | 2 | DDP_IO3L | ✅ | Pin 2 is correctly connected to DDP_IO3L, pulling up the OE pin of U18 to enable the translator by default. | </details> <details> <summary>U14 - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8S | ✅ | VCCA is correctly connected to +V1P8S, providing 1.8V reference voltage for the A-side of the level translator. | | 2 | A1 | SOC_SIO_SPI_CLK | ✅ | A1 is correctly connected to SOC_SIO_SPI_CLK, translating the SPI clock signal from the SOC to the B-side. | | 3 | A2 | SOC_SIO_SPI_MOSI | ✅ | A2 is correctly connected to SOC_SIO_SPI_MOSI, translating the SPI MOSI signal from the SOC to the B-side. | | 4 | A3 | SOC_SIO_SPI_MISO | ✅ | A3 is correctly connected to SOC_SIO_SPI_MISO, translating the SPI MISO signal from the SOC to the B-side. | | 5 | A4 | SOC_SIO_SPI_CS1 | ✅ | A4 is correctly connected to SOC_SIO_SPI_CS1, translating the SPI chip select signal from the SOC to the B-side. | | 6 | GND | GND | ✅ | GND is correctly connected to the ground net. | | 7 | B4 | SIO_SPI_CS1 | ✅ | B4 is correctly connected to SIO_SPI_CS1, providing the translated SPI chip select signal on the B-side. | | 8 | B3 | SIO_SPI_MISO | ✅ | B3 is correctly connected to SIO_SPI_MISO, providing the translated SPI MISO signal on the B-side. | | 9 | B2 | SIO_SPI_MOSI | ✅ | B2 is correctly connected to SIO_SPI_MOSI, providing the translated SPI MOSI signal on the B-side. | | 10 | B1 | SIO_SPI_CLK | ✅ | B1 is correctly connected to SIO_SPI_CLK, providing the translated SPI clock signal on the B-side. | | 11 | VCCB | +3VSB | ✅ | VCCB is correctly connected to +3VSB, providing 3.3V reference voltage for the B-side of the level translator. | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE is correctly connected to PMC_PLTRST_R_V1P8, enabling the translator when the platform reset is deasserted. | </details> <details> <summary>U16 - NTS0104GU12 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0104GU12) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VCCA | +V1P8S | ✅ | VCCA is correctly connected to +V1P8S, providing the 1.8V reference voltage for the A-side of the level translator. | | 2 | A1 | I2S_DATIN_R | ✅ | A1 is correctly connected to I2S_DATIN_R, which connects through R128 to LPE_I2S_DATIN and translates to I2SDI_GPIO on the B-side. | | 3 | A2 | I2S_DATOUT_R | ✅ | A2 is correctly connected to I2S_DATOUT_R, which connects through R130 to LPE_I2S_DATOUT and translates to I2SDO_GPIO on the B-side. | | 4 | A3 | I2S_FRM_R | ✅ | A3 is correctly connected to I2S_FRM_R, which connects through R129 to LPE_I2S_FRM and translates to I2SFRM_GPIO on the B-side. | | 5 | A4 | I2S_CLK_R | ✅ | A4 is correctly connected to I2S_CLK_R, which connects through R127 to LPE_I2S_CLK and translates to I2SCLK_GPIO on the B-side. | | 6 | GND | GND | ✅ | GND is correctly connected to the ground net. | | 7 | B4 | I2SCLK_GPIO | ✅ | B4 is correctly connected to I2SCLK_GPIO, which connects to JP1 pin 14 and pairs with A4 for I2S clock level translation. | | 8 | B3 | I2SFRM_GPIO | ✅ | B3 is correctly connected to I2SFRM_GPIO, which connects to JP1 pin 16 and pairs with A3 for I2S frame sync level translation. | | 9 | B2 | I2SDO_GPIO | ✅ | B2 is correctly connected to I2SDO_GPIO, which connects to JP1 pin 18 and pairs with A2 for I2S data output level translation. | | 10 | B1 | I2SDI_GPIO | ✅ | B1 is correctly connected to I2SDI_GPIO, which connects to JP1 pin 20 and pairs with A1 for I2S data input level translation. | | 11 | VCCB | +3VSB | ✅ | VCCB is correctly connected to +3VSB, providing the 3.3V reference voltage for the B-side of the level translator. | | 12 | OE | PMC_PLTRST_R_V1P8 | ✅ | OE is correctly connected to PMC_PLTRST_R_V1P8, enabling the translator when the platform is out of reset. | </details> <details> <summary>R129 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2S_FRM_R | ✅ | 0-ohm resistor correctly connects I2S_FRM_R to LPE_I2S_FRM, providing series connection for signal integrity. | | 2 | 2 | LPE_I2S_FRM | ✅ | 0-ohm resistor correctly connects I2S_FRM_R to LPE_I2S_FRM, providing series connection for signal integrity. | </details> <details> <summary>R128 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2S_DATIN_R | ✅ | 0-ohm resistor correctly connects I2S_DATIN_R to LPE_I2S_DATIN, providing series connection for signal integrity. | | 2 | 2 | LPE_I2S_DATIN | ✅ | 0-ohm resistor correctly connects I2S_DATIN_R to LPE_I2S_DATIN, providing series connection for signal integrity. | </details> <details> <summary>R127 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2S_CLK_R | ✅ | 0-ohm resistor correctly connects I2S_CLK_R to LPE_I2S_CLK, providing series connection for signal integrity. | | 2 | 2 | LPE_I2S_CLK | ✅ | 0-ohm resistor correctly connects I2S_CLK_R to LPE_I2S_CLK, providing series connection for signal integrity. | </details> <details> <summary>R130 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2S_DATOUT_R | ✅ | 0-ohm resistor correctly connects I2S_DATOUT_R to LPE_I2S_DATOUT, providing series connection for signal integrity. | | 2 | 2 | LPE_I2S_DATOUT | ✅ | 0-ohm resistor correctly connects I2S_DATOUT_R to LPE_I2S_DATOUT, providing series connection for signal integrity. | </details> <details> <summary>R266 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2C5_SDA | ✅ | 10K pullup resistor correctly connected between I2C5_SDA (pin 1) and +V1P8S (pin 2), providing required pullup for the low-voltage side SDA line. | | 2 | 2 | +V1P8S | ✅ | 10K pullup resistor correctly connected between I2C5_SDA (pin 1) and +V1P8S (pin 2), providing required pullup for the low-voltage side SDA line. | </details> <details> <summary>R267 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | I2C5_SCL | ✅ | 10K pullup resistor correctly connected between I2C5_SCL (pin 1) and +V1P8S (pin 2), providing required pullup for the low-voltage side SCL line. | | 2 | 2 | +V1P8S | ✅ | 10K pullup resistor correctly connected between I2C5_SCL (pin 1) and +V1P8S (pin 2), providing required pullup for the low-voltage side SCL line. | </details> <details> <summary>R812 - 110-0001951 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001951) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $20N1576 | ✅ | 200K resistor correctly connected between VREF2/EN node (pin 1) and +3VSB supply (pin 2) as required by PCA9306 datasheet for voltage translation operation. | | 2 | 2 | +3VSB | ✅ | 200K resistor correctly connected between VREF2/EN node (pin 1) and +3VSB supply (pin 2) as required by PCA9306 datasheet for voltage translation operation. | </details> <details> <summary>U40 - PCA9306DCUT ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.ti.com/general/docs/suppproductinfo.tsp?distId=10&gotoUrl=https%253A%252F%252Fwww.ti.com%252Flit%252Fgpn%252Fpca9306) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/PCA9306DCUT) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | GND | GND | ✅ | GND pin correctly connected to ground plane. | | 2 | VREF1 | +V1P8S | ✅ | VREF1 pin correctly connected to +V1P8S (1.8V) low-voltage reference supply. | | 3 | SCL1 | I2C5_SCL | ✅ | SCL1 pin correctly connected to I2C5_SCL with 10K pullup resistor R267 to +V1P8S. | | 4 | SDA1 | I2C5_SDA | ✅ | SDA1 pin correctly connected to I2C5_SDA with 10K pullup resistor R266 to +V1P8S. | | 5 | SDA2 | GPIO_I2C_SDA | ✅ | SDA2 pin connected to GPIO_I2C_SDA going to header JP1. Pullup resistor not visible on this page but likely external. | | 6 | SCL2 | GPIO_I2C_SCL | ✅ | SCL2 pin connected to GPIO_I2C_SCL going to header JP1. Pullup resistor not visible on this page but likely external. | | 7 | VREF2 | $20N1576 | ✅ | VREF2 pin correctly connected through 200K resistor R812 to +3VSB and shorted to EN pin. | | 8 | EN | $20N1576 | ✅ | EN pin correctly shorted to VREF2 and pulled up to +3VSB through 200K resistor R812. | </details> <details> <summary>R163 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V_SPI | ✅ | 10K pull-up resistor correctly pulls SPI_CS0 to +V_SPI, ensuring chip select is inactive when not driven. | | 2 | 2 | SPI_CS0 | ✅ | 10K pull-up resistor correctly pulls SPI_CS0 to +V_SPI, ensuring chip select is inactive when not driven. | </details> <details> <summary>R164 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V_SPI | ✅ | 10K pull-up resistor correctly pulls SPI_WP to +V_SPI, disabling hardware write protection for normal operation. | | 2 | 2 | SPI_WP | ✅ | 10K pull-up resistor correctly pulls SPI_WP to +V_SPI, disabling hardware write protection for normal operation. | </details> <details> <summary>R165 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V_SPI | ✅ | 10K pull-up resistor correctly pulls SPI_HOLD to +V_SPI, disabling the hold function for normal operation. | | 2 | 2 | SPI_HOLD | ✅ | 10K pull-up resistor correctly pulls SPI_HOLD to +V_SPI, disabling the hold function for normal operation. | </details> <details> <summary>R818 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $20N2079 | ✅ | 0 ohm jumper marked DNI would select 1.8V operation if populated, but is correctly not installed for 3.3V flash operation. | | 2 | 2 | +V1P8A | ✅ | 0 ohm jumper marked DNI would select 1.8V operation if populated, but is correctly not installed for 3.3V flash operation. | </details> <details> <summary>R152 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $20N2079 | ✅ | 0 ohm jumper correctly populated to select 3.3V operation for W25Q64BVSSIG flash memory. | | 2 | 2 | +3VSB | ✅ | 0 ohm jumper correctly populated to select 3.3V operation for W25Q64BVSSIG flash memory. | </details> <details> <summary>C160 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001066) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 1uF bulk decoupling capacitor correctly connected between +V_SPI and GND for flash memory power supply. | | 2 | 2 | +V_SPI | ✅ | 1uF bulk decoupling capacitor correctly connected between +V_SPI and GND for flash memory power supply. | </details> <details> <summary>C383 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V_SPI | ✅ | 0.1uF high-frequency decoupling capacitor correctly connected between +V_SPI and GND for flash memory power supply. | | 2 | 2 | GND | ✅ | 0.1uF high-frequency decoupling capacitor correctly connected between +V_SPI and GND for flash memory power supply. | </details> <details> <summary>C165 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | 0.1uF decoupling capacitor correctly connected between +V1P8A and GND for the 1.8V input rail of the diode OR circuit. | | 2 | 2 | +V1P8A | ✅ | 0.1uF decoupling capacitor correctly connected between +V1P8A and GND for the 1.8V input rail of the diode OR circuit. | </details> <details> <summary>U3 - W25Q64BVSSIG ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/653/W25Q64BV.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/W25Q64BVSSIG) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | CS# | SPI_CS0 | ✅ | CS# (Chip Select) is correctly connected to SPI_CS0 with a 10K pull-up to +V_SPI, and driven by the SOC through level translator U18. | | 2 | SO/IO1 | SPI_MISO | ✅ | SO/IO1 (Data Output) is correctly connected to SPI_MISO and driven to the SOC through level translator U18. | | 3 | WP#/IO2 | SPI_WP | ✅ | WP#/IO2 (Write Protect) is correctly connected to SPI_WP with a 10K pull-up to +V_SPI, disabling hardware write protection. | | 4 | GND | GND | ✅ | GND is correctly connected to ground. | | 5 | SI/IO0 | SPI_MOSI | ✅ | SI/IO0 (Data Input) is correctly connected to SPI_MOSI and driven by the SOC through level translator U18. | | 6 | SCK | SPI_CLK | ✅ | SCK (Serial Clock) is correctly connected to SPI_CLK and driven by the SOC through level translator U18. | | 7 | HOLD#/IO3 | SPI_HOLD | ✅ | HOLD#/IO3 (Hold Input) is correctly connected to SPI_HOLD with a 10K pull-up to +V_SPI, disabling the hold function. | | 8 | VCC | +V_SPI | ✅ | VCC is correctly connected to +V_SPI, which is derived from +3VSB through diode D8, providing approximately 3.0V after diode drop. | </details> <details> <summary>D8 - BAT754C ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAT754C) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A1 | A1 | DDP_VCC | ✅ | Anode 1 is correctly connected to DDP_VCC, allowing the DediProg programmer to power the flash. | | A2 | A2 | $20N2079 | ✅ | Anode 2 is correctly connected to the board power supply (+3VSB) through R152, selecting 3.3V operation. | | C | C | +V_SPI | ✅ | Common cathode is correctly connected to +V_SPI, providing the output of the diode OR circuit to power the flash. | </details> <details> <summary>J1 - 258-0004612 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0004612) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDP_VCC | ✅ | DDP_VCC supplies power from the DediProg programmer and is OR'd through diode D8 with onboard supplies to create +V_SPI for the SPI flash. | | 2 | 2 | GND | ✅ | Ground reference pin for the DediProg programming interface. | | 3 | 3 | SPI_CS0 | ✅ | SPI_CS0 is the chip select signal for the SPI flash, with a 10K pull-up resistor to +V_SPI. | | 4 | 4 | SPI_CLK | ✅ | SPI_CLK is the SPI clock signal for programming the flash memory. | | 5 | 5 | SPI_MISO | ✅ | SPI_MISO carries data from the SPI flash to the programmer. | | 6 | 6 | SPI_MOSI | ✅ | SPI_MOSI carries data from the programmer to the SPI flash. | | 7 | 7 | | ✅ | Pin 7 is not connected, which is acceptable for a programming header. | | 8 | 8 | DDP_IO3L | ✅ | DDP_IO3L controls the output enable of level translator U18, isolating the SOC from the SPI bus during programming. | </details> <details> <summary>JP1 - 258-0005019 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0005019) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Both pins are connected to ground, providing multiple ground connections for the expansion header. | | 2 | 2 | GND | ✅ | Both pins are connected to ground, providing multiple ground connections for the expansion header. | | 3 | 3 | +PS_5VSB | ✅ | +PS_5VSB provides 5V standby power to the expansion header. | | 4 | 4 | +3VSB | ✅ | +3VSB provides 3.3V standby power to the expansion header. | | 5 | 5 | SIO_SPI_CS1 | ✅ | SPI interface signals (CS1, MISO, MOSI, CLK) level-translated from the SOC's 1.8V domain to 3.3V through U14. | | 7 | 7 | SIO_SPI_MISO | ✅ | SPI interface signals (CS1, MISO, MOSI, CLK) level-translated from the SOC's 1.8V domain to 3.3V through U14. | | 9 | 9 | SIO_SPI_MOSI | ✅ | SPI interface signals (CS1, MISO, MOSI, CLK) level-translated from the SOC's 1.8V domain to 3.3V through U14. | | 11 | 11 | SIO_SPI_CLK | ✅ | SPI interface signals (CS1, MISO, MOSI, CLK) level-translated from the SOC's 1.8V domain to 3.3V through U14. | | 6 | 6 | UART1_TXD | ✅ | UART1 interface signals (TXD, RXD, CTSB, RTSB) level-translated from the SOC's 1.8V domain to 3.3V through U15. | | 8 | 8 | UART1_RXD | ✅ | UART1 interface signals (TXD, RXD, CTSB, RTSB) level-translated from the SOC's 1.8V domain to 3.3V through U15. | | 10 | 10 | UART1_CTSB | ✅ | UART1 interface signals (TXD, RXD, CTSB, RTSB) level-translated from the SOC's 1.8V domain to 3.3V through U15. | | 12 | 12 | UART1_RTSB | ✅ | UART1 interface signals (TXD, RXD, CTSB, RTSB) level-translated from the SOC's 1.8V domain to 3.3V through U15. | | 13 | 13 | GPIO_I2C_SCL | ✅ | I2C interface signals (SCL, SDA) level-translated from 1.8V to 3.3V through U40 (PCA9306DCUT). External pull-up resistors are required on these lines. | | 15 | 15 | GPIO_I2C_SDA | ✅ | I2C interface signals (SCL, SDA) level-translated from 1.8V to 3.3V through U40 (PCA9306DCUT). External pull-up resistors are required on these lines. | | 14 | 14 | I2SCLK_GPIO | ✅ | I2S audio interface signals (CLK, FRM, DO, DI) level-translated from the SOC's 1.8V domain to 3.3V through U16. | | 16 | 16 | I2SFRM_GPIO | ✅ | I2S audio interface signals (CLK, FRM, DO, DI) level-translated from the SOC's 1.8V domain to 3.3V through U16. | | 18 | 18 | I2SDO_GPIO | ✅ | I2S audio interface signals (CLK, FRM, DO, DI) level-translated from the SOC's 1.8V domain to 3.3V through U16. | | 20 | 20 | I2SDI_GPIO | ✅ | I2S audio interface signals (CLK, FRM, DO, DI) level-translated from the SOC's 1.8V domain to 3.3V through U16. | | 17 | 17 | UART2_TXD | ✅ | UART2 interface signals (TXD, RXD) level-translated from the SOC's 1.8V domain to 3.3V through U7. | | 19 | 19 | UART2_RXD | ✅ | UART2 interface signals (TXD, RXD) level-translated from the SOC's 1.8V domain to 3.3V through U7. | | 21 | 21 | GPIO_S5_0 | ✅ | General-purpose GPIO signals (GPIO_S5_0, GPIO_S5_1, GPIO_S5_2) level-translated from the SOC's 1.8V domain to 3.3V through U10. | | 23 | 23 | GPIO_S5_1 | ✅ | General-purpose GPIO signals (GPIO_S5_0, GPIO_S5_1, GPIO_S5_2) level-translated from the SOC's 1.8V domain to 3.3V through U10. | | 25 | 25 | GPIO_S5_2 | ✅ | General-purpose GPIO signals (GPIO_S5_0, GPIO_S5_1, GPIO_S5_2) level-translated from the SOC's 1.8V domain to 3.3V through U10. | | 22 | 22 | PWM0 | ✅ | PWM signals (PWM0, PWM1) level-translated from the SOC's 1.8V domain to 3.3V through U17. | | 24 | 24 | PWM1 | ✅ | PWM signals (PWM0, PWM1) level-translated from the SOC's 1.8V domain to 3.3V through U17. | | 26 | 26 | I2SMCLK_GPIO | ✅ | I2S master clock signal (I2SMCLK_GPIO) level-translated from the SOC's 1.8V domain to 3.3V through U17. | </details> <details> <summary>Q105 - FDN327N ❌</summary> DRCY flagged 1 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/pdf/datasheet/fdn327n-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/FDN327N) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | GPIO_LED_CONTROL | ❌ | <details><summary>Drain is connected to GPIO_LED_CONTROL net, creating a parallel shunt-switch topology where the MOSFET and LED D2 are both connected between GPIO_LED_CONTROL and GND. This configuration is inefficient and non-standard, wasting approximately 50mW when the LED is OFF.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="29d21348d4ba0ba3eaf5" diff-visibility="full" variant="default" view-coords="50.34,36.84,57.84,44.34" aspect-ratio="1.29" } <ul><li>Pin D is connected to net GPIO_LED_CONTROL (from schematic)</li><li>GPIO_LED_CONTROL net connects to R746 pin 2 (470Ω from +VCC), D2 anode (blue LED), Q105 drain, and C149 pin 1 (2.2uF to GND) (from schematic)</li><li>D2 cathode and Q105 source are both connected to GND, creating a parallel configuration where the LED and MOSFET are in parallel between GPIO_LED_CONTROL and GND (from schematic)</li><li>Pin D is the DRAIN terminal per the FDN327N datasheet SOT-23 pinout (pin 3) (from datasheet <a href="https://www.onsemi.com/pdf/datasheet/fdn327n-d.pdf#page=1">FDN327N</a>, page 1)</li><li>When Q105 is OFF (gate LOW), current flows +VCC → R746 → D2 (anode to cathode) → GND, turning the LED ON with no current through Q105 (reasoning)</li><li>When Q105 is ON (gate HIGH), Q105 pulls GPIO_LED_CONTROL to near 0V through RDS(on) of 40-70mΩ, turning the LED OFF but allowing continuous current flow +VCC → R746 → Q105 → GND, wasting approximately 50mW at 5V supply (reasoning)</li><li>This parallel shunt-switch topology provides inverted control (GPIO HIGH = LED OFF, GPIO LOW = LED ON), which is non-intuitive compared to standard LED driver circuits (reasoning)</li><li>Standard LED driver topology uses series configuration: +VCC → current limiting resistor → LED anode → LED cathode → MOSFET drain → MOSFET source → GND, which eliminates power waste when LED is OFF and provides non-inverted control (reasoning)</li><li>The correct series topology would require Q105 drain to be connected to D2 cathode on a separate net, not to the GPIO_LED_CONTROL net that includes the LED anode (reasoning)</li><li>While the parallel topology may provide fail-safe operation (LED defaults to ON if GPIO fails), there is no clear design justification for the power waste and inverted control, especially since D1 on the same page uses standard series topology (reasoning)</li><li>The text annotation 'SYSTEM POWER LED - GPIO CONTROLLED' confirms this circuit is intended as a GPIO-controlled system power indicator, but does not justify the inefficient topology (from schematic)</li></ul></details> | | G | GATE | GPIO_D2_LED_CTRL | ✅ | Gate pin correctly connected to GPIO_D2_LED_CTRL control signal with 10K pull-down resistor R706 to ensure the MOSFET is OFF when the GPIO is floating. | | S | SOURCE | GND | ✅ | Source pin correctly connected to GND, providing the return path for the low-side switch configuration. | </details> <details> <summary>D2 - 4560-0045 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4560-0045) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A | ANODE | GPIO_LED_CONTROL | ✅ | Anode is correctly connected to GPIO_LED_CONTROL net for the circuit topology as designed. The LED polarity is correct, though the overall circuit topology is inefficient due to Q105's parallel shunt-switch configuration. | | C | CATHODE | GND | ✅ | Cathode is correctly connected to GND for the circuit topology as designed. The LED polarity is correct, though the overall circuit topology is inefficient due to Q105's parallel shunt-switch configuration. | </details> <details> <summary>R706 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GPIO_D2_LED_CTRL | ✅ | Pin 1 is correctly connected to GPIO_D2_LED_CTRL, forming a 10K pull-down resistor for the MOSFET gate. | | 2 | 2 | GND | ✅ | Pin 2 is correctly connected to GND, completing the pull-down resistor function for Q105 gate. | </details> <details> <summary>R149 - 110-0002058 ❌</summary> DRCY flagged 1 potential issues in this component. ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | FP_PWRBTN | ❌ | <details><summary>Pull-up resistor connected to FP_PWRBTN signal. However, the resistor value is 4.7K but schematic notes indicate a datasheet recommends 10K.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="29d21348d4ba0ba3eaf5" diff-visibility="full" variant="default" view-coords="26.71,15.08,34.21,22.58" aspect-ratio="1.29" } <ul><li>Pin 1 is connected to net FP_PWRBTN (from schematic)</li><li>R149 is specified as 4.7K ohm (part number 110-0002058, COMPVALUE 4K70) (from schematic)</li><li>A schematic text note near R149 states 'USE 10K PU' indicating a 10K pull-up should be used (from schematic)</li><li>A second schematic text note near R149 states 'DATASHEET SAYS' indicating this is a datasheet recommendation (from schematic)</li><li>The resistor value of 4.7K does not match the noted datasheet recommendation of 10K (reasoning)</li><li>Using 4.7K instead of 10K will draw approximately 1.06mA when the button is pressed, compared to 0.5mA with 10K (reasoning)</li><li>The 4.7K value provides stronger pull-up with faster rise time and better noise immunity than 10K (reasoning)</li></ul></details> | | 2 | 2 | +PS_5VSB | ✅ | Pull-up resistor correctly connected to +PS_5VSB (5V standby power rail), providing the pull-up voltage source for the FP_PWRBTN signal. However, the component value is incorrect: the schematic annotation explicitly states 'DATASHEET SAYS USE 10K PU', but R149 is specified as 4.7K ohm (part number 110-0002058, COMPVALUE 4K70). | </details> <details> <summary>SW1 - 3770-0026 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3770-0026) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | FP_PWRBTN | ✅ | Switch signal pin connected to FP_PWRBTN net, which is pulled up to +PS_5VSB through R149 and protected by TVS diode D9. | | 2 | 2 | GND | ✅ | Switch ground pin correctly connected to system ground (GND). | | 3 | GND1 | GND_EARTH | ✅ | Shield/mounting pins correctly connected to chassis ground (GND_EARTH) for ESD protection and mechanical grounding. | | 4 | GND2 | GND_EARTH | ✅ | Shield/mounting pins correctly connected to chassis ground (GND_EARTH) for ESD protection and mechanical grounding. | </details> <details> <summary>D9 - D5V0L1B2LP-7B ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.diodes.com/assets/Datasheets/D5V0L1B2LP.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/D5V0L1B2LP-7B) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | N | N | GND | ✅ | TVS diode ground terminal correctly connected to system ground for bidirectional ESD protection. | | P | P | FP_PWRBTN | ✅ | TVS diode signal terminal correctly connected to FP_PWRBTN for ESD protection of the power button signal. | </details> <details> <summary>D1 - 4560-0045 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4560-0045) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A | ANODE | +PS_5VSB | ✅ | LED anode is correctly connected to +PS_5VSB supply voltage. This provides power to the adapter power indicator LED. | | C | CATHODE | PWR_LEDR | ✅ | LED cathode is correctly connected through current-limiting resistor R148 (470Ω) to ground. The calculated LED current is approximately 2.55mA, which is appropriate for a small indicator LED. | </details> <details> <summary>U13 - REG_LDO_BUCK_24V ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.monolithicpower.com/en/documentview/productdocument/index/version/2/document_type/Datasheet/lang/en/sku/NB670/document_id/6379) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NB670) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VIN | PS5VSB_VIN | ✅ | VIN pin correctly connected to PS5VSB_VIN input supply with appropriate input capacitors through ferrite beads. | | 2 | PGND | GND | ✅ | PGND and AGND pins correctly connected to GND. | | 14 | AGND | GND | ✅ | PGND and AGND pins correctly connected to GND. | | 3 | N/C | | ✅ | N/C pin correctly left unconnected. | | 4 | PG | +PS_3VSB_PG | ✅ | PG pin correctly connected with 100K pull-up resistor to VCC. | | 5 | CLK | $22N1411 | ✅ | CLK pin connected to charge pump circuit through capacitor network. | | 6 | LDO | PS3_LDO | ✅ | LDO pin correctly connected with 10uF decoupling capacitor. | | 7 | VOUT | +PS_3VSB | ✅ | VOUT pin correctly connected to output with appropriate output capacitors. | | 8 | SW1 | PS3VSB_PHASE | ✅ | SW pins correctly connected to inductor through PS3VSB_PHASE switching node. | | 9 | SW2 | PS3VSB_PHASE | ✅ | SW pins correctly connected to inductor through PS3VSB_PHASE switching node. | | 15 | SW3 | PS3VSB_PHASE | ✅ | SW pins correctly connected to inductor through PS3VSB_PHASE switching node. | | 16 | SW4 | PS3VSB_PHASE | ✅ | SW pins correctly connected to inductor through PS3VSB_PHASE switching node. | | 10 | BST | PS3_BST | ✅ | BST pin connected to bootstrap capacitor C306 (0.1uF) through series resistor R291 (4.7Ω). While this deviates from the typical application shown in the datasheet, it represents an acceptable design variation. | | 11 | VCC | PS3_VCC | ✅ | VCC pin correctly connected with 1uF decoupling capacitor. | | 12 | ENLDO | | ✅ | ENLDO pin correctly left unconnected as it is internally pulled high. | | 13 | EN | PS3_EN | ✅ | EN pin connected with 499K pull-up resistor to input supply. Missing recommended 10nF noise filtering capacitor (C85 is DNI). | </details> <details> <summary>R291 - 4.7 ohm 1% 1/4W 0603 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PS3_BST | ✅ | Series resistor in bootstrap circuit between BST pin (U13 pin 10) and bootstrap capacitor C306. This is a deviation from the datasheet typical application but represents an acceptable design choice for EMI reduction or inrush current limiting. | | 2 | 2 | $22N1498 | ✅ | Series resistor in bootstrap circuit between BST pin (U13 pin 10) and bootstrap capacitor C306. This is a deviation from the datasheet typical application but represents an acceptable design choice for EMI reduction or inrush current limiting. | </details> <details> <summary>C306 - 0.1uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PS3VSB_PHASE | ✅ | Bootstrap capacitor with correct value (0.1uF) connected between SW node and BST pin through series resistor R291. The capacitor value matches datasheet recommendation. | | 2 | 2 | $22N1498 | ✅ | Bootstrap capacitor with correct value (0.1uF) connected between SW node and BST pin through series resistor R291. The capacitor value matches datasheet recommendation. | </details> <details> <summary>L3 - IND_2.2uH_20%_10A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/125-0004501) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PS3VSB_PHASE | ✅ | Inductor input correctly connected to SW node (PS3VSB_PHASE) of buck converter. | | 2 | 2 | +PS_3VSB | ✅ | Inductor output correctly connected to +PS_3VSB output. | </details> <details> <summary>U35 - PWR_CTRL_EMB_PROC ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NCT3012S-X) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | DeepS5_Sel | S5_SEL | ✅ | DeepS5_Sel pin is pulled up to +PS_5VSB through a 2.2K resistor (R307), providing a mode selection input for Deep S5 state configuration. | | 2 | VSB | +PS_5VSB | ✅ | VSB pin is connected to the +PS_5VSB power rail, providing 5V standby power to the power control processor. | | 3 | PS_IN# | PB_RES | ✅ | PS_IN# pin is connected to the power button input (FP_PWRBTN) through a 33 ohm series resistor (R308) for protection and debouncing. | | 4 | SLP_S5# | SLP_S4_L | ✅ | SLP_S5# pin is connected to net SLP_S4_L. The pin name suggests Sleep S5 state but the net name indicates Sleep S4 state, which may be a naming inconsistency or intentional design choice. | | 5 | SDA | DDR_SMB_DATA | ✅ | SDA pin is connected to DDR_SMB_DATA, providing I2C/SMBus data communication with DDR memory modules. | | 6 | SCLK | DDR_SMB_CLK | ✅ | SCLK pin is connected to DDR_SMB_CLK, providing I2C/SMBus clock communication with DDR memory modules. | | 7 | PS_OUT# | PS_OUT_L | ✅ | PS_OUT# pin is connected to net PS_OUT_L. An optional 1K pull-up resistor (R289) to +PS_3VSB is marked DNI, suggesting the pin may have an internal pull-up or be actively driven. | | 8 | SYS5VSB_OFF | 5VSB_CTRL | ✅ | SYS5VSB_OFF pin controls the 5VSB system power through a resistor network that drives FET Q10 gate, implementing EuP (Energy-using Products) control functionality. | | 9 | GND | GND | ✅ | GND pin is properly connected to the ground plane. | </details> <details> <summary>R855 - 499 ohm resistor ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $22N1502 | ✅ | Pin 1 correctly connected to $22N1502 net, providing the voltage source for the gate drive circuit of Q106. | | 2 | 2 | $22N2300 | ✅ | Pin 2 correctly connected to $22N2300 net, which drives Q106's gate through the zener clamp formed by D13. | </details> <details> <summary>D13 - 4.3V Zener ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4620-0026) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | A | ANODE | GND | ✅ | Anode pin correctly connected to GND, providing the reference voltage for the zener clamp circuit. | | C | CATHODE | $22N2300 | ✅ | Cathode pin correctly connected to $22N2300 net, which is the gate control voltage for Q106, clamped to 4.3V above GND by this zener diode. | </details> <details> <summary>Q106 - BSS84 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/pdf/datasheet/bss84-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BSS84) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | D | DC_GATE_ENB | ✅ | Drain pin correctly connected to DC_GATE_ENB net, which is the gate control signal for U36. Q106 pulls this net high when overvoltage is detected. | | G | G | $22N2300 | ✅ | Gate pin correctly connected to $22N2300 net, which is clamped to 4.3V by zener diode D13 and driven through R855 from the source voltage. | | S | S | $22N1502 | ✅ | Source pin correctly connected to $22N1502 net, which is the same net as U36 source pins, allowing Q106 to sense the voltage and control U36's gate. | </details> <details> <summary>U36 - MOSFET_30V_15A_8-SOIC ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.umw-ic.com/static/pdf/b379d167af492bcd72ba51c793d83236.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/IRF9321) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | S1 | $22N1502 | ✅ | Source pins correctly connected to $22N1502 net, which is the output of the protection circuit feeding DC_IN_1 through ferrite beads L13 and L12. | | 2 | S2 | $22N1502 | ✅ | Source pins correctly connected to $22N1502 net, which is the output of the protection circuit feeding DC_IN_1 through ferrite beads L13 and L12. | | 3 | S3 | $22N1502 | ✅ | Source pins correctly connected to $22N1502 net, which is the output of the protection circuit feeding DC_IN_1 through ferrite beads L13 and L12. | | 4 | G | DC_GATE_ENB | ✅ | Gate pin correctly connected to DC_GATE_ENB net, which is controlled by the protection circuit through Q106 to turn off U36 when overvoltage is detected. | | 5 | D1 | +PS_5VSB | ✅ | Drain pins correctly connected to +PS_5VSB power rail, which is the input power source for this high-side switch configuration. | | 6 | D2 | +PS_5VSB | ✅ | Drain pins correctly connected to +PS_5VSB power rail, which is the input power source for this high-side switch configuration. | | 7 | D3 | +PS_5VSB | ✅ | Drain pins correctly connected to +PS_5VSB power rail, which is the input power source for this high-side switch configuration. | | 8 | D4 | +PS_5VSB | ✅ | Drain pins correctly connected to +PS_5VSB power rail, which is the input power source for this high-side switch configuration. | </details> <details> <summary>Q103 - SISA18ADN-T1-GE3 ❌</summary> DRCY flagged 3 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://www.vishay.com/docs/63259/sisa18adn.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/SISA18ADN-T1-GE3) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | S1 | +5VSB | ❌ | <details><summary>Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="26.71,59.19,34.21,66.69" aspect-ratio="1.29" } <ul><li>Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic)</li><li>All three source pins connect to net +5VSB, which is the output rail (from schematic)</li><li>Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC (from schematic)</li><li>In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2">SISA18ADN-T1-GE3</a>, page 2)</li><li>When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning)</li><li>This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning)</li><li>In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning)</li><li>The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching (from schematic)</li></ul></details> | | 2 | S2 | +5VSB | ❌ | <details><summary>Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="27.16,59.19,34.66,66.69" aspect-ratio="1.29" } <ul><li>Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic)</li><li>All three source pins connect to net +5VSB, which is the output rail (from schematic)</li><li>Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC (from schematic)</li><li>In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2">SISA18ADN-T1-GE3</a>, page 2)</li><li>When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning)</li><li>This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning)</li><li>In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning)</li><li>The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching (from schematic)</li></ul></details> | | 3 | S3 | +5VSB | ❌ | <details><summary>Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="27.62,59.19,35.12,66.69" aspect-ratio="1.29" } <ul><li>Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic)</li><li>All three source pins connect to net +5VSB, which is the output rail (from schematic)</li><li>Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC (from schematic)</li><li>In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2">SISA18ADN-T1-GE3</a>, page 2)</li><li>When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning)</li><li>This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning)</li><li>In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning)</li><li>The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching (from schematic)</li></ul></details> | | 4 | G | 5VSB_LSENB | ❌ | <details><summary>Gate pin connected to 5VSB_LSENB control signal. While the gate drive circuit provides adequate voltage levels for switching an N-channel MOSFET, the fundamental issue is that an N-channel device is inappropriate for this high-side switching application.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="25.35,57.42,32.85,64.92" aspect-ratio="1.29" } <ul><li>Pin 4 is labeled G (Gate) in the schematic (from schematic)</li><li>Pin 4 connects to net 5VSB_LSENB, which is a control signal (from schematic)</li><li>Pin 4 is the Gate terminal per the datasheet (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The 5VSB_LSENB signal is pulled to +10V through R324 (100K) when Q14 is OFF, and pulled to GND when Q14 is ON (from schematic)</li><li>The 5VSB_LSENB net also connects to Q14 drain and C341 (1uF to GND) (from schematic)</li><li>Gate-source voltage range is +20V to -16V per datasheet (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Gate threshold voltage VGS(th) is 1.2V to 2.4V per datasheet (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2">SISA18ADN-T1-GE3</a>, page 2)</li><li>When 5VSB_LSENB is at +10V and source is at +5V, VGS = +5V which exceeds VGS(th) and would turn on the N-channel MOSFET (reasoning)</li><li>When 5VSB_LSENB is at GND and source is at +5V, VGS = -5V which would turn off the N-channel MOSFET (reasoning)</li><li>While the gate drive voltage levels are adequate for switching the MOSFET, the body diode issue makes the N-channel device inappropriate for this high-side load switch application (reasoning)</li><li>A P-channel MOSFET with inverted gate drive logic (gate pulled to source voltage to turn ON, pulled to higher voltage to turn OFF) would be the correct device choice (reasoning)</li></ul></details> | | 5 | D1 | +PS_5VSB | ❌ | <details><summary>Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="26.71,54.48,34.21,61.98" aspect-ratio="1.29" } <ul><li>Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)</li><li>All four drain pins connect to net +PS_5VSB, which is the input power rail (from schematic)</li><li>Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch (from schematic)</li><li>Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)</li><li>The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) (from schematic)</li><li>In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)</li><li>This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)</li><li>A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)</li></ul></details> | | 6 | D2 | +PS_5VSB | ❌ | <details><summary>Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="27.16,54.48,34.66,61.98" aspect-ratio="1.29" } <ul><li>Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)</li><li>All four drain pins connect to net +PS_5VSB, which is the input power rail (from schematic)</li><li>Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch (from schematic)</li><li>Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)</li><li>The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) (from schematic)</li><li>In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)</li><li>This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)</li><li>A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)</li></ul></details> | | 7 | D3 | +PS_5VSB | ❌ | <details><summary>Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="27.62,54.48,35.12,61.98" aspect-ratio="1.29" } <ul><li>Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)</li><li>All four drain pins connect to net +PS_5VSB, which is the input power rail (from schematic)</li><li>Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch (from schematic)</li><li>Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)</li><li>The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) (from schematic)</li><li>In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)</li><li>This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)</li><li>A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)</li></ul></details> | | 8 | D4 | +PS_5VSB | ❌ | <details><summary>Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="28.07,54.48,35.57,61.98" aspect-ratio="1.29" } <ul><li>Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)</li><li>All four drain pins connect to net +PS_5VSB, which is the input power rail (from schematic)</li><li>Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch (from schematic)</li><li>Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)</li><li>The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) (from schematic)</li><li>In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)</li><li>This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)</li><li>A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)</li></ul></details> | </details> <details> <summary>Q104 - SISA18ADN-T1-GE3 ❌</summary> DRCY flagged 3 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://www.vishay.com/docs/63259/sisa18adn.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/SISA18ADN-T1-GE3) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | S1 | +3VSB | ❌ | <details><summary>Source pins connected to +3VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="26.71,77.42,34.21,84.92" aspect-ratio="1.29" } <ul><li>Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic)</li><li>All three source pins connect to net +3VSB, which is the output rail (from schematic)</li><li>Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +3VSB output connects to Q6 drain, which is a MOSFET_N_CH_30V_3.5A (RXR035N03) that switches to +VCC3 (from schematic)</li><li>In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2">SISA18ADN-T1-GE3</a>, page 2)</li><li>When Q104 is OFF and +PS_3VSB (drain) voltage exceeds +3VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning)</li><li>This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning)</li><li>In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning)</li><li>The same fundamental device selection error affects both Q103 and Q104, indicating a systematic design issue in the high-side load switch implementation (reasoning)</li></ul></details> | | 2 | S2 | +3VSB | ❌ | <details><summary>Source pins connected to +3VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="27.16,77.42,34.66,84.92" aspect-ratio="1.29" } <ul><li>Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic)</li><li>All three source pins connect to net +3VSB, which is the output rail (from schematic)</li><li>Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +3VSB output connects to Q6 drain, which is a MOSFET_N_CH_30V_3.5A (RXR035N03) that switches to +VCC3 (from schematic)</li><li>In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2">SISA18ADN-T1-GE3</a>, page 2)</li><li>When Q104 is OFF and +PS_3VSB (drain) voltage exceeds +3VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning)</li><li>This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning)</li><li>In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning)</li><li>The same fundamental device selection error affects both Q103 and Q104, indicating a systematic design issue in the high-side load switch implementation (reasoning)</li></ul></details> | | 3 | S3 | +3VSB | ❌ | <details><summary>Source pins connected to +3VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="27.62,77.42,35.12,84.92" aspect-ratio="1.29" } <ul><li>Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic)</li><li>All three source pins connect to net +3VSB, which is the output rail (from schematic)</li><li>Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +3VSB output connects to Q6 drain, which is a MOSFET_N_CH_30V_3.5A (RXR035N03) that switches to +VCC3 (from schematic)</li><li>In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2">SISA18ADN-T1-GE3</a>, page 2)</li><li>When Q104 is OFF and +PS_3VSB (drain) voltage exceeds +3VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning)</li><li>This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning)</li><li>In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning)</li><li>The same fundamental device selection error affects both Q103 and Q104, indicating a systematic design issue in the high-side load switch implementation (reasoning)</li></ul></details> | | 4 | G | +3VSB_EN | ❌ | <details><summary>Gate pin connected to +3VSB_EN control signal. While the gate drive circuit provides adequate voltage levels for switching an N-channel MOSFET, the fundamental issue is that an N-channel device is inappropriate for this high-side switching application.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="25.35,75.65,32.85,83.15" aspect-ratio="1.29" } <ul><li>Pin 4 is labeled G (Gate) in the schematic (from schematic)</li><li>Pin 4 connects to net +3VSB_EN, which is a control signal (from schematic)</li><li>Pin 4 is the Gate terminal per the datasheet (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +3VSB_EN signal is pulled to +10V through R322 (100K) when Q11 is OFF, and pulled to GND when Q11 is ON (from schematic)</li><li>The +3VSB_EN signal also connects to Q11 drain, C116 (1uF to GND), and D6 pin 2 (diode to PMC_RSMRST) (from schematic)</li><li>Gate-source voltage range is +20V to -16V per datasheet (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Gate threshold voltage VGS(th) is 1.2V to 2.4V per datasheet (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2">SISA18ADN-T1-GE3</a>, page 2)</li><li>When +3VSB_EN is at +10V and source is at +3.3V, VGS = +6.7V which exceeds VGS(th) and would turn on the N-channel MOSFET (reasoning)</li><li>When +3VSB_EN is at GND and source is at +3.3V, VGS = -3.3V which would turn off the N-channel MOSFET (reasoning)</li><li>While the gate drive voltage levels are adequate for switching the MOSFET, the body diode issue makes the N-channel device inappropriate for this high-side load switch application (reasoning)</li><li>A P-channel MOSFET with inverted gate drive logic (gate pulled to source voltage to turn ON, pulled to higher voltage to turn OFF) would be the correct device choice (reasoning)</li></ul></details> | | 5 | D1 | +PS_3VSB | ❌ | <details><summary>Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="26.71,72.71,34.21,80.21" aspect-ratio="1.29" } <ul><li>Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)</li><li>All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter (from schematic)</li><li>Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter (from schematic)</li><li>Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)</li><li>Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering (from schematic)</li><li>In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)</li><li>This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)</li><li>A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)</li></ul></details> | | 6 | D2 | +PS_3VSB | ❌ | <details><summary>Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="27.16,72.71,34.66,80.21" aspect-ratio="1.29" } <ul><li>Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)</li><li>All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter (from schematic)</li><li>Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter (from schematic)</li><li>Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)</li><li>Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering (from schematic)</li><li>In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)</li><li>This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)</li><li>A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)</li></ul></details> | | 7 | D3 | +PS_3VSB | ❌ | <details><summary>Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="27.62,72.71,35.12,80.21" aspect-ratio="1.29" } <ul><li>Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)</li><li>All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter (from schematic)</li><li>Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter (from schematic)</li><li>Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)</li><li>Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering (from schematic)</li><li>In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)</li><li>This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)</li><li>A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)</li></ul></details> | | 8 | D4 | +PS_3VSB | ❌ | <details><summary>Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="28.07,72.71,35.57,80.21" aspect-ratio="1.29" } <ul><li>Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)</li><li>All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter (from schematic)</li><li>Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage (from datasheet <a href="https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1">SISA18ADN-T1-GE3</a>, page 1)</li><li>The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter (from schematic)</li><li>Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)</li><li>Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering (from schematic)</li><li>In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)</li><li>This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)</li><li>A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)</li></ul></details> | </details> <details> <summary>Q13 - MOSFET_N_CH_30V_3.5A_TSMT3 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/7466/RXR035N03.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/RXR035N03) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | +5VSB | ✅ | Drain connected to +5VSB input power rail. This is the input side of the high-side switch. | | G | GATE | SYS_EN | ✅ | Gate connected to SYS_EN control signal, which is pulled up to +10V through 100K resistor and can be pulled low by Q12. This provides adequate gate drive for the switching application. | | S | SOURCE | +VCC | ✅ | Source connected to +VCC output rail with 10uF decoupling capacitor. This is the output side of the high-side switch providing 600mA to the +VCC rail. | </details> <details> <summary>Q6 - MOSFET_N_CH_30V_3.5A_TSMT3 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/7466/RXR035N03.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/RXR035N03) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | +3VSB | ✅ | Drain connected to +3VSB input power rail. This is the input side of the high-side switch. | | G | GATE | SYS_EN | ✅ | Gate connected to SYS_EN control signal, shared with Q13. This provides adequate gate drive for the switching application. | | S | SOURCE | +VCC3 | ✅ | Source connected to +VCC3 output rail with 10uF decoupling capacitor. This is the output side of the high-side switch providing 300mA to the +VCC3 rail. | </details> <details> <summary>Q12 - FET_NCH_60V_300mA_SOT23 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2N7002K) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | SYS_EN | ✅ | Drain pin correctly connected to SYS_EN signal. This pin is pulled up by R340 to +10V and drives the gates of power MOSFETs Q13 and Q6. | | G | GATE | SYS_EN_GATE | ✅ | Gate pin correctly connected to SYS_EN_GATE signal from Q7 drain. This signal controls the system enable function. | | S | SOURCE | GND | ✅ | Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch. | </details> <details> <summary>Q14 - FET_NCH_60V_300mA_SOT23 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2N7002K) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | 5VSB_LSENB | ✅ | Drain pin correctly connected to 5VSB_LSENB signal. This pin is pulled up by R324 to +10V and drives the gate of P-channel MOSFET Q103. | | G | GATE | 5VSB_GATE | ✅ | Gate pin correctly connected to 5VSB_GATE signal. This signal is derived from 5VSB_CTRL through R323 and controls the 5VSB load switch. | | S | SOURCE | GND | ✅ | Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch. | </details> <details> <summary>Q11 - FET_NCH_60V_300mA_SOT23 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2N7002K) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | +3VSB_EN | ✅ | Drain pin correctly connected to +3VSB_EN signal. This pin is pulled up by R322 to +10V and drives the gate of P-channel MOSFET Q104. | | G | GATE | +3VSB_EN_L | ✅ | Gate pin correctly connected to +3VSB_EN_L signal from Q4 collector. This inverted signal controls the 3VSB power rail enable. | | S | SOURCE | GND | ✅ | Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch. | </details> <details> <summary>Q10 - FET_NCH_60V_300mA_SOT23 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2N7002K) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | S5_ENBL | ✅ | Drain pin correctly connected to S5_ENBL signal. This pin is pulled up by R133 to +V1P8A and drives the base of Q4. | | G | GATE | 5VSB_CTRL | ✅ | Gate pin correctly connected to 5VSB_CTRL signal from U35 pin 8. This signal controls the 5VSB and 3VSB power rails through the control chain. | | S | SOURCE | GND | ✅ | Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch. | </details> <details> <summary>Q4 - XSTR_NPN_40V_200mA_SOT23 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://diotec.com/request/datasheet/mmbt3904.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/MMBT3904) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | B | BASE | S5_ENBL | ✅ | Base pin correctly connected to S5_ENBL control signal. This pin receives the input control signal that is pulled up by R133 to +V1P8A and can be pulled down by Q10. | | C | COLLECTOR | +3VSB_EN_L | ✅ | Collector pin correctly connected to +3VSB_EN_L output signal. This pin drives the gate of Q11 through pull-up resistor R321. | | E | EMITTER | GND | ✅ | Emitter pin correctly connected to GND. This is the standard configuration for a common-emitter NPN transistor switch. | </details> <details> <summary>Q7 - FET_NCH_60V_300mA_SOT23 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/download/data-sheet/pdf/2n7002k-fsc-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2N7002K) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | SYS_EN_GATE | ✅ | Drain pin correctly connected to SYS_EN_GATE signal. This pin is pulled up by R142 to +10V and can be pulled down when the MOSFET is on. | | G | GATE | SLP_S3_L | ✅ | Gate pin correctly connected to SLP_S3_L control signal. This active-low signal controls when the MOSFET pulls down SYS_EN_GATE. | | S | SOURCE | GND | ✅ | Source pin correctly connected to GND. This is the standard configuration for an N-channel MOSFET pull-down switch. | </details> <details> <summary>D6 - DIODE_SCHOTTKY_30V_0.2A_SOT23 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAT54A-S) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +PS_3VSB_PG | ✅ | Anode 1 connected to +PS_3VSB_PG (power good signal from 3.3V regulator) for OR-ing function. | | 2 | 2 | +3VSB_EN | ✅ | Anode 2 connected to +3VSB_EN (enable signal for 3.3V rail) for OR-ing function. | | 3 | 3 | PMC_RSMRST | ✅ | Common cathode connected to PMC_RSMRST, implementing an OR function where the output is driven high when either input signal is asserted. | </details> <details> <summary>Q2 - DIODE_ARRAY_75V_0.3A_SOT23 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAV99-7-F-S-X) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | A1 | +PS_5VSB | ✅ | Anode 1 connected to +PS_5VSB for high-side voltage clamping of the CLK signal path. | | 2 | A2 | $22N1417 | ✅ | Anode 2 connected to intermediate node $22N1417 which is shared with Q9 pin 1 and has a capacitor to ground for AC coupling and filtering. | | 3 | C | $22N1419 | ✅ | Common cathode connected to $22N1419 which couples through C72 to the CLK pin of U13, providing overvoltage protection for the clock signal. | </details> <details> <summary>Q9 - DIODE_ARRAY_75V_0.3A_SOT23 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAV99-7-F-S-X) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | A1 | $22N1417 | ✅ | Anode 1 connected to intermediate node $22N1417 which is shared with Q2 pin 2, forming part of the multi-stage clamping network. | | 2 | A2 | +10V | ✅ | Anode 2 connected to +10V rail for high-side voltage clamping at the boost voltage level. | | 3 | C | $22N1467 | ✅ | Common cathode connected to $22N1467 which couples through C283 back to the CLK signal, completing the bidirectional protection network. | </details> <details> <summary>J9 - JACK_PWR_2.1MM_RAPC712 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/414/RAPC712_cd.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/RAPC712) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DC_IN_1 | ✅ | Center pin correctly connected to DC_IN_1 net, which is the positive 5V DC power input. The connection goes through ferrite beads (L13, L12) and protection circuitry before reaching the main power path. | | 2 | 2 | GND | ✅ | Sleeve pin correctly connected to GND net, serving as the ground/negative contact for the DC power input. | | 3 | 3 | GND | ✅ | Switch pin connected to GND net. The datasheet indicates this is a normally-closed switch contact that opens when a plug is inserted, but the switch functionality is intentionally unused in this design. | </details> <details> <summary>U25 - NCP81109GMNTXG ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NCP81109GMNTXG) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VRHOT | VR_HOT_L | ✅ | VRHOT pin connected to VR_HOT_L net for thermal alert output. | | 2 | SDIO | $23N2429 | ✅ | SDIO pin connected to SVID data line through series resistor R80 (16.9Ω). | | 3 | ALERT | $23N2431 | ✅ | ALERT pin connected to SVID alert line through 0Ω series resistor R62. | | 4 | SCLK | $23N2430 | ✅ | SCLK pin connected to SVID clock line through series resistor R81 (20.0Ω). | | 5 | GND | AGND-VCORE | ✅ | GND pin connected to AGND-VCORE, which connects to GND through 0Ω jumper R37. | | 6 | VR_RDY | $23N3753 | ✅ | VR_RDY pin connected to VCORE_PG through 0Ω series resistor R79. | | 7 | VIN1 | +5VSB_SW | ✅ | VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply. | | 11 | VIN2 | +5VSB_SW | ✅ | VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply. | | 12 | VIN3 | +5VSB_SW | ✅ | VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply. | | 13 | VIN4 | +5VSB_SW | ✅ | VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply. | | 14 | VIN5 | +5VSB_SW | ✅ | VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply. | | 15 | VIN6 | +5VSB_SW | ✅ | VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply. | | 16 | VIN7 | +5VSB_SW | ✅ | VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply. | | 17 | VIN8 | +5VSB_SW | ✅ | VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply. | | 50 | VIN_PAD | +5VSB_SW | ✅ | VIN1-VIN8 and VIN_PAD pins all connected to +5VSB_SW input supply. | | 8 | BST | $23N3711 | ✅ | BST pin connected through R154 (2.20Ω) and C50 (0.22µF) in series to SW1, forming the bootstrap circuit for the high-side gate driver. | | 9 | GH | | ✅ | GH pin (high-side gate driver output) has no external connection shown. | | 10 | SW1 | $23N3731 | ✅ | SW1 pin connected to bootstrap circuit through C50 and to net $23N3731. | | 18 | SW2 | VCORE-SW | ✅ | SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output. | | 25 | SW3 | VCORE-SW | ✅ | SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output. | | 26 | SW4 | VCORE-SW | ✅ | SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output. | | 27 | SW5 | VCORE-SW | ✅ | SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output. | | 28 | SW6 | VCORE-SW | ✅ | SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output. | | 29 | SW7 | VCORE-SW | ✅ | SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output. | | 51 | SW_PAD | VCORE-SW | ✅ | SW2-SW7 and SW_PAD pins all connected to VCORE-SW main switch node output. | | 19 | PGND1 | GND | ✅ | PGND1-PGND6 pins all connected to GND for power ground return. | | 20 | PGND2 | GND | ✅ | PGND1-PGND6 pins all connected to GND for power ground return. | | 21 | PGND3 | GND | ✅ | PGND1-PGND6 pins all connected to GND for power ground return. | | 22 | PGND4 | GND | ✅ | PGND1-PGND6 pins all connected to GND for power ground return. | | 23 | PGND5 | GND | ✅ | PGND1-PGND6 pins all connected to GND for power ground return. | | 24 | PGND6 | GND | ✅ | PGND1-PGND6 pins all connected to GND for power ground return. | | 30 | GL | | ✅ | GL pin (low-side gate driver output) has no external connection shown. | | 31 | VBOOT | $23N3477 | ✅ | VBOOT pin connected through R70 (88.7KΩ) to AGND-VCORE to set boot voltage to 1.1V and I2C address to 0x0. | | 32 | GND1 | AGND-VCORE | ✅ | GND1 pin connected to AGND-VCORE analog ground. | | 33 | VCCP | $23N3625 | ✅ | VCCP pin supplied from +5VSB through R845 (1.00Ω) with C48 (4.7uF) bypass capacitor. | | 34 | TSENSE | $23N3665 | ✅ | TSENSE pin connected to thermistor TH2 (100K@25C) and resistor divider for temperature sensing. | | 35 | IMAX | $23N3681 | ✅ | IMAX pin connected through R105 (44.2KΩ) to AGND-VCORE to set maximum current limit to 14A. | | 36 | IOUT | $23N3683 | ✅ | IOUT pin connected through R146 (16.5KΩ) to AGND-VCORE with C47 (470pF) filtering for output current reporting. | | 37 | ILIM | VCORE-ILIM | ✅ | ILIM pin connected through R95 (15.0KΩ) to VCORE-CSCOMP for current limit setting. | | 38 | CSCOMP | VCORE-CSCOMP | ✅ | CSCOMP pin connected to current sense compensation network with multiple components. | | 39 | CSSUM | VCORE-CSSUM | ✅ | CSSUM pin connected to current sense sum network with R107, R106, C39, and C40. | | 40 | CSREF | VCORE-CSREF | ✅ | CSREF pin connected through R108 (10.0Ω) to +VCORE output with C45 (1000pF) filtering for DCR current sensing reference. | | 41 | FREQ | $23N2930 | ✅ | FREQ pin connected through R93 (18.7KΩ) to AGND-VCORE to set switching frequency to 650KHz. | | 42 | COMP | VCORE-COMP | ✅ | COMP pin connected to voltage loop compensation network with C35, C37, and feedback path. | | 43 | FB | VCORE-FB | ✅ | FB pin connected to feedback network with R88, R89, C35, and C36 for output voltage regulation. | | 44 | DIFFOUT | VCORE-DIFFOUT | ✅ | DIFFOUT pin connected through R89 (1.00KΩ) to FB and through R90 (47Ω) to compensation network. | | 45 | VSN | VR-VCORE-VSN | ✅ | VSN pin connected to negative remote sense input through R65 (10.0Ω) with filtering. | | 46 | VSP | VR-VCORE-VSP | ✅ | VSP pin connected to positive remote sense input through R92 (100Ω) with filtering. | | 47 | VCC | $23N3860 | ✅ | VCC pin supplied from +5VSB through R166 (2.20Ω) with C24 (1.0uF) bypass capacitor. | | 48 | EN | $23N5607 | ✅ | EN pin connected to +VCC through R849 (0Ω) with R851 (10.0KΩ) pulldown and C433 (0.1uF) bypass. | | 49 | GND_PAD | AGND-VCORE | ✅ | GND_PAD connected to AGND-VCORE analog ground. | </details> <details> <summary>SP4 - 999-0000005 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/999-0000005) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCORE | ✅ | Connected to the output voltage rail +VCORE. This is the low-side connection of the DCR current sensing network. | | 2 | 2 | $23N3208 | ✅ | Connected to the current sense reference network through net $23N3208, which connects to VCORE-CSREF via R108. This forms the low-side connection of the DCR current sensing. | </details> <details> <summary>L18 - 3120-0266 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3120-0266) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-SW | ✅ | Connected to the switching node VCORE-SW, which is the output of the switching stage of U25. This is the correct input side of the output filter inductor in a buck converter. | | 2 | 2 | +VCORE | ✅ | Connected to the output voltage rail +VCORE. This is the correct output side of the filter inductor, with multiple output capacitors connected for filtering. | </details> <details> <summary>R853 - 1130-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1130-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCORE | ✅ | Connected to the output voltage rail +VCORE. This resistor acts as a load on the output. | | 2 | 2 | GND | ✅ | Connected to ground, completing the current path for the load resistor. | </details> <details> <summary>SP3 - 999-0000005 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/999-0000005) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-SW | ✅ | Connected to the switching node VCORE-SW. This is one side of the DCR current sensing network. | | 2 | 2 | $23N3209 | ✅ | Connected to the current sense network through net $23N3209, which connects to VCORE-CSSUM via R107. This forms the high-side connection of the DCR current sensing. | </details> <details> <summary>C313 - 2232-0018 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB_SW | ✅ | Positive terminal connected to +5VSB_SW, providing additional input decoupling. | | 2 | 2 | GND | ✅ | Negative terminal connected to GND. | </details> <details> <summary>C51 - 2232-0017 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Positive terminal connected to +5VSB, providing input decoupling on the source side of filter inductor L8. | | 2 | 2 | GND | ✅ | Negative terminal connected to GND. | </details> <details> <summary>C99 - 2232-0018 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB_SW | ✅ | Positive terminal connected to +5VSB_SW, the filtered input supply to voltage regulator U25. | | 2 | 2 | GND | ✅ | Negative terminal connected to GND, providing return path for input decoupling. | </details> <details> <summary>L8 - 3120-0183 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3120-0183) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Input pin connected to +5VSB supply rail. This is the input side of the filter inductor. | | 2 | 2 | +5VSB_SW | ✅ | Output pin connected to +5VSB_SW net. This supplies the filtered input voltage to the voltage regulator U25. | </details> <details> <summary>C311 - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB_SW | ✅ | Positive terminal connected to +5VSB_SW, providing high-frequency decoupling. | | 2 | 2 | GND | ✅ | Negative terminal connected to GND. | </details> <details> <summary>C305 - 2232-0018 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB_SW | ✅ | Positive terminal connected to +5VSB_SW, providing additional input decoupling. | | 2 | 2 | GND | ✅ | Negative terminal connected to GND. | </details> <details> <summary>C312 - 2232-0018 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB_SW | ✅ | Positive terminal connected to +5VSB_SW, providing additional input decoupling in parallel with C99. | | 2 | 2 | GND | ✅ | Negative terminal connected to GND. | </details> <details> <summary>C98 - 2232-0018 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB_SW | ✅ | Positive terminal connected to +5VSB_SW, providing additional input decoupling. | | 2 | 2 | GND | ✅ | Negative terminal connected to GND. | </details> <details> <summary>C87 - 123-0005035 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0005035) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | P | +VCORE | ✅ | Positive terminal correctly connected to +VCORE output rail. This is the main bulk output capacitor for the VCORE DC/DC regulator. | | 2 | N | GND | ✅ | Negative terminal correctly connected to ground. Proper polarity for tantalum capacitor in buck converter output filter. | </details> <details> <summary>C88 - 2242-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCORE | ✅ | Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output. | | 2 | 2 | GND | ✅ | Correctly connected to ground, completing the output filter capacitor configuration. | </details> <details> <summary>C89 - 2242-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCORE | ✅ | Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output. | | 2 | 2 | GND | ✅ | Correctly connected to ground, completing the output filter capacitor configuration. | </details> <details> <summary>C90 - 2242-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCORE | ✅ | Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output. | | 2 | 2 | GND | ✅ | Correctly connected to ground, completing the output filter capacitor configuration. | </details> <details> <summary>C101 - 2242-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCORE | ✅ | Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output. | | 2 | 2 | GND | ✅ | Correctly connected to ground, completing the output filter capacitor configuration. | </details> <details> <summary>C102 - 2242-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCORE | ✅ | Correctly connected to +VCORE output rail. Part of ceramic capacitor bank providing low-ESR filtering for the VCORE regulator output. | | 2 | 2 | GND | ✅ | Correctly connected to ground, completing the output filter capacitor configuration. | </details> <details> <summary>R88 - 1120-0032 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N2824 | ✅ | Connected to internal net $23N2824, which connects to C37 pin 2, forming a series R-C compensation network from COMP to FB. | | 2 | 2 | VCORE-FB | ✅ | Connected to VCORE-FB net, which is the feedback node of the voltage regulator compensation network. | </details> <details> <summary>R89 - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-FB | ✅ | Connected to VCORE-FB, the feedback node of the voltage regulator. | | 2 | 2 | VCORE-DIFFOUT | ✅ | Connected to VCORE-DIFFOUT, which connects to U25 DIFFOUT pin for differential remote sensing. | </details> <details> <summary>C37 - 2221-0002 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-COMP | ✅ | Connected to VCORE-COMP, the compensation pin output from U25 error amplifier. | | 2 | 2 | $23N2824 | ✅ | Connected to internal net $23N2824, which connects to R88 pin 1, forming a series R-C compensation network. | </details> <details> <summary>R90 - 1121-0025 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N2818 | ✅ | Connected to internal net $23N2818, which connects to C36 pin 2, forming a filter network on DIFFOUT. | | 2 | 2 | VCORE-DIFFOUT | ✅ | Connected to VCORE-DIFFOUT, the differential output pin of U25. | </details> <details> <summary>C36 - 2220-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-FB | ✅ | Connected to VCORE-FB, the feedback node of the voltage regulator. | | 2 | 2 | $23N2818 | ✅ | Connected to internal net $23N2818, which connects to R90 pin 1, forming part of the DIFFOUT filter network. | </details> <details> <summary>C35 - 2220-0002 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-COMP | ✅ | Connected to VCORE-COMP, the compensation pin output from U25 error amplifier. | | 2 | 2 | VCORE-FB | ✅ | Connected to VCORE-FB, forming the direct high-frequency compensation path from COMP to FB. | </details> <details> <summary>TH1 - 3880-0004 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3880-0004) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-CSCOMP | ✅ | Thermistor for temperature-dependent current limiting, connected in parallel with R96 between CSCOMP and the resistor divider node. | | 2 | 2 | $23N3115 | ✅ | Thermistor for temperature-dependent current limiting, connected in parallel with R96 between CSCOMP and the resistor divider node. | </details> <details> <summary>R65 - 1120-0022 ❌</summary> DRCY flagged 1 potential issues in this component. ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N2860 | ❌ | <details><summary>R65 creates asymmetry in the differential sense path. The positive sense path has no equivalent series resistor, while R65 adds 10Ω in series with the negative sense path. This asymmetry could reduce common-mode rejection ratio.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="b412abe41fc6123431ae" diff-visibility="full" variant="default" view-coords="30.35,27.14,37.85,34.64" aspect-ratio="1.29" } <ul><li>R65 is a 10.0Ω resistor with 1% tolerance in 0402 package (from schematic)</li><li>Pin 1 is connected to net $23N2860, which is an intermediate node in the negative sense path (from schematic)</li><li>Pin 2 is connected to VR-VCORE-VSN, which is the negative sense input (pin 45) of U25 (NCP81109GMNTXG) (from schematic)</li><li>The positive sense path from +VCORE to VSP has R92 (100Ω) for local sensing or R63 (0Ω) for remote sensing (from schematic)</li><li>The negative sense path from GND to VSN has R91 (100Ω) plus R65 (10Ω) for local sensing, or R64 (0Ω) plus R65 (10Ω) for remote sensing (from schematic)</li><li>This creates an asymmetry where the negative path has an additional 10Ω compared to the positive path (reasoning)</li><li>For differential amplifiers, matched impedances on both inputs are typically required for good common-mode rejection ratio (CMRR) (reasoning)</li><li>The 10Ω asymmetry represents a 10% mismatch in the local sensing mode (110Ω vs 100Ω) and creates the entire impedance in remote sensing mode (10Ω vs 0Ω) (reasoning)</li><li>The asymmetry could reduce CMRR and introduce a small offset voltage proportional to the input bias current (reasoning)</li><li>The specific value of 10.0Ω (not 0Ω or 100Ω) suggests this may be intentional rather than an error (reasoning)</li><li>Possible intentional reasons include current limiting, additional damping, compensation for PCB trace resistance, or current sensing (reasoning)</li><li>Without the NCP81109GMNTXG datasheet, the specific requirements for VSP and VSN input impedance matching cannot be verified (reasoning)</li><li>The text note 'DIFF PAIR' confirms this is a differential sensing configuration where matched impedances are typically important (from schematic)</li><li>For proper differential sensing, R65 should either be 0Ω to match the positive path, or there should be an equivalent 10Ω resistor in the positive path to maintain symmetry (reasoning)</li></ul></details> | | 2 | 2 | VR-VCORE-VSN | ❌ | <details><summary>R65 creates asymmetry in the differential sense path. The positive sense path has no equivalent series resistor, while R65 adds 10Ω in series with the negative sense path. This asymmetry could reduce common-mode rejection ratio.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="b412abe41fc6123431ae" diff-visibility="full" variant="default" view-coords="31.71,27.14,39.21,34.64" aspect-ratio="1.29" } <ul><li>R65 is a 10.0Ω resistor with 1% tolerance in 0402 package (from schematic)</li><li>Pin 1 is connected to net $23N2860, which is an intermediate node in the negative sense path (from schematic)</li><li>Pin 2 is connected to VR-VCORE-VSN, which is the negative sense input (pin 45) of U25 (NCP81109GMNTXG) (from schematic)</li><li>The positive sense path from +VCORE to VSP has R92 (100Ω) for local sensing or R63 (0Ω) for remote sensing (from schematic)</li><li>The negative sense path from GND to VSN has R91 (100Ω) plus R65 (10Ω) for local sensing, or R64 (0Ω) plus R65 (10Ω) for remote sensing (from schematic)</li><li>This creates an asymmetry where the negative path has an additional 10Ω compared to the positive path (reasoning)</li><li>For differential amplifiers, matched impedances on both inputs are typically required for good common-mode rejection ratio (CMRR) (reasoning)</li><li>The 10Ω asymmetry represents a 10% mismatch in the local sensing mode (110Ω vs 100Ω) and creates the entire impedance in remote sensing mode (10Ω vs 0Ω) (reasoning)</li><li>The asymmetry could reduce CMRR and introduce a small offset voltage proportional to the input bias current (reasoning)</li><li>The specific value of 10.0Ω (not 0Ω or 100Ω) suggests this may be intentional rather than an error (reasoning)</li><li>Possible intentional reasons include current limiting, additional damping, compensation for PCB trace resistance, or current sensing (reasoning)</li><li>Without the NCP81109GMNTXG datasheet, the specific requirements for VSP and VSN input impedance matching cannot be verified (reasoning)</li><li>The text note 'DIFF PAIR' confirms this is a differential sensing configuration where matched impedances are typically important (from schematic)</li><li>For proper differential sensing, R65 should either be 0Ω to match the positive path, or there should be an equivalent 10Ω resistor in the positive path to maintain symmetry (reasoning)</li></ul></details> | </details> <details> <summary>R78 - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3665 | ✅ | 0Ω jumper connecting the temperature sense circuit to the controller TSENSE input. Allows for optional series resistance or measurement capability. | | 2 | 2 | $23N3662 | ✅ | 0Ω jumper connecting the temperature sense circuit to the controller TSENSE input. Allows for optional series resistance or measurement capability. | </details> <details> <summary>R131 - 1120-0055 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3662 | ✅ | 14.0K resistor forming the lower leg of the temperature sensing voltage divider with TH2. Creates a temperature-dependent voltage for the controller TSENSE input. | | 2 | 2 | GND | ✅ | 14.0K resistor forming the lower leg of the temperature sensing voltage divider with TH2. Creates a temperature-dependent voltage for the controller TSENSE input. | </details> <details> <summary>R146 - 1120-0338 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3683 | ✅ | 16.5K resistor connected to U25 IOUT pin for output current monitoring. Forms an RC filter with C47 for the current monitoring output. | | 2 | 2 | AGND-VCORE | ✅ | 16.5K resistor connected to U25 IOUT pin for output current monitoring. Forms an RC filter with C47 for the current monitoring output. | </details> <details> <summary>R105 - 1120-0115 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3681 | ✅ | 44.2K resistor connected to U25 IMAX pin to set the maximum current limit. A nearby text note specifies IMAX = 14A. | | 2 | 2 | AGND-VCORE | ✅ | 44.2K resistor connected to U25 IMAX pin to set the maximum current limit. A nearby text note specifies IMAX = 14A. | </details> <details> <summary>C46 - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3665 | ✅ | 0.1uF filter capacitor on the TSENSE input to U25. Provides noise filtering for the temperature sensing circuit. | | 2 | 2 | AGND-VCORE | ✅ | 0.1uF filter capacitor on the TSENSE input to U25. Provides noise filtering for the temperature sensing circuit. | </details> <details> <summary>C47 - 2220-0025 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3683 | ✅ | 470pF filter capacitor on the IOUT pin of U25. Forms an RC filter with R146 for the current monitoring output. | | 2 | 2 | AGND-VCORE | ✅ | 470pF filter capacitor on the IOUT pin of U25. Forms an RC filter with R146 for the current monitoring output. | </details> <details> <summary>TH2 - 3880-0004 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3880-0004) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3662 | ✅ | Connected to temperature sense node through R78 to U25 TSENSE pin. Forms parallel combination with R131 to ground for temperature sensing. | | 2 | 2 | GND | ✅ | Connected to ground, providing the return path for the temperature sensing circuit. | </details> <details> <summary>R154 - 1130-0234 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3711 | ✅ | Connected to U25 pin 8 (BST) as part of the bootstrap circuit. This pin sources current to charge the bootstrap capacitor C50. | | 2 | 2 | $23N3733 | ✅ | Connected to bootstrap capacitor C50 pin 1. This is the intermediate node between the bootstrap resistor and capacitor. | </details> <details> <summary>C48 - 2232-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3625 | ✅ | Connected to U25 pin 33 (VCCP), which is powered from +5VSB through R845 (1 ohm). This capacitor provides decoupling for the VCCP supply. | | 2 | 2 | GND | ✅ | Connected to GND, providing the return path for the VCCP decoupling capacitor. | </details> <details> <summary>R70 - 1120-0289 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3477 | ✅ | Connected to U25 pin 31 (VBOOT). A nearby text note indicates VBOOT should be 1.1V, and this resistor to ground likely sets or loads this voltage. | | 2 | 2 | AGND-VCORE | ✅ | Connected to AGND-VCORE (analog ground). This completes the resistor connection from VBOOT to ground. | </details> <details> <summary>C50 - 2222-0008 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3733 | ✅ | Connected to R154 pin 2, forming one side of the bootstrap capacitor. This node charges through R154 from the BST pin. | | 2 | 2 | $23N3731 | ✅ | Connected to U25 pin 10 (SW1), the switch node. This completes the bootstrap circuit by connecting the capacitor between BST and SW1. | </details> <details> <summary>R849 - 1121-0001 ❌</summary> DRCY flagged 1 potential issues in this component. ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC | ❌ | <details><summary>0-ohm jumper connects +VCC (pin 1) to U25 EN pin (pin 2 via net $23N5607). When populated simultaneously with R851 (10K pull-down), creates continuous current path from +VCC to GND, wasting power unnecessarily. The 'JMPR' tolerance marking indicates this is a configuration option that should be mutually exclusive with R851.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="b412abe41fc6123431ae" diff-visibility="full" variant="default" view-coords="33.07,36.25,40.57,43.75" aspect-ratio="1.29" } <ul><li>R849 pin 1 is connected to +VCC (from schematic)</li><li>R849 pin 2 is connected to net $23N5607, which connects to U25 pin 48 (EN) (from schematic)</li><li>R849 is a 0-ohm resistor with tolerance marked as 'JMPR' (jumper), indicating it is a configuration option (from schematic)</li><li>R851 (10K) is also populated on the same net $23N5607, creating a pull-down path to GND (from schematic)</li><li>With both R849 (0-ohm) and R851 (10K) populated, current flows continuously from +VCC through R849 to the EN pin, then through R851 to GND (reasoning)</li><li>This configuration results in continuous current draw of approximately 330-500µA (depending on +VCC voltage), consuming 1.1-2.5mW (reasoning)</li><li>Standard design practice for enable pins uses either a pull-up resistor OR a pull-down resistor, not both simultaneously with a 0-ohm pull-up (reasoning)</li><li>If always-on operation is intended (EN always high when +VCC present), R849 should be populated and R851 should be DNI to eliminate unnecessary power consumption (reasoning)</li><li>Recommendation: Verify intended enable configuration and mark R851 as DNI if always-on operation is desired (reasoning)</li></ul></details> | | 2 | 2 | $23N5607 | ❌ | <details><summary>0-ohm jumper connects +VCC (pin 1) to U25 EN pin (pin 2 via net $23N5607). When populated simultaneously with R851 (10K pull-down), creates continuous current path from +VCC to GND, wasting power unnecessarily. The 'JMPR' tolerance marking indicates this is a configuration option that should be mutually exclusive with R851.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="b412abe41fc6123431ae" diff-visibility="full" variant="default" view-coords="33.07,38.02,40.57,45.52" aspect-ratio="1.29" } <ul><li>R849 pin 1 is connected to +VCC (from schematic)</li><li>R849 pin 2 is connected to net $23N5607, which connects to U25 pin 48 (EN) (from schematic)</li><li>R849 is a 0-ohm resistor with tolerance marked as 'JMPR' (jumper), indicating it is a configuration option (from schematic)</li><li>R851 (10K) is also populated on the same net $23N5607, creating a pull-down path to GND (from schematic)</li><li>With both R849 (0-ohm) and R851 (10K) populated, current flows continuously from +VCC through R849 to the EN pin, then through R851 to GND (reasoning)</li><li>This configuration results in continuous current draw of approximately 330-500µA (depending on +VCC voltage), consuming 1.1-2.5mW (reasoning)</li><li>Standard design practice for enable pins uses either a pull-up resistor OR a pull-down resistor, not both simultaneously with a 0-ohm pull-up (reasoning)</li><li>If always-on operation is intended (EN always high when +VCC present), R849 should be populated and R851 should be DNI to eliminate unnecessary power consumption (reasoning)</li><li>Recommendation: Verify intended enable configuration and mark R851 as DNI if always-on operation is desired (reasoning)</li></ul></details> | </details> <details> <summary>R851 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N5607 | ✅ | 10K pull-down resistor connects U25 EN pin (pin 1 via net $23N5607) to GND (pin 2). Connections are correct as shown in schematic, but simultaneous population with R849 (0-ohm jumper) creates unnecessary power waste. See R849 analysis for fundamental issue. | | 2 | 2 | GND | ✅ | 10K pull-down resistor connects U25 EN pin (pin 1 via net $23N5607) to GND (pin 2). Connections are correct as shown in schematic, but simultaneous population with R849 (0-ohm jumper) creates unnecessary power waste. See R849 analysis for fundamental issue. | </details> <details> <summary>C433 - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N5607 | ✅ | Connected to net $23N5607 to provide filtering for the enable signal. | | 2 | 2 | GND | ✅ | Connected to GND to provide filtering reference and complete the bypass path. | </details> <details> <summary>C25 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_PG | ✅ | Decoupling capacitor for VCORE_PG signal. Provides filtering and noise suppression. | | 2 | 2 | GND | ✅ | Decoupling capacitor for VCORE_PG signal. Provides filtering and noise suppression. | </details> <details> <summary>C65 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Decoupling capacitor for VCORE_GFX_PG combined power good signal. Provides filtering and noise suppression. | | 2 | 2 | VCORE_GFX_PG | ✅ | Decoupling capacitor for VCORE_GFX_PG combined power good signal. Provides filtering and noise suppression. | </details> <details> <summary>R94 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_GFX_PG | ✅ | Pull-up resistor for VCORE_GFX_PG combined power good signal. Stronger pull-up than R167 to source current through diodes. | | 2 | 2 | +VCC3 | ✅ | Pull-up resistor for VCORE_GFX_PG combined power good signal. Stronger pull-up than R167 to source current through diodes. | </details> <details> <summary>R79 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_PG | ✅ | 0-ohm jumper connecting VR_RDY output from U25 to VCORE_PG net. Provides direct connection for power good signal. | | 2 | 2 | $23N3753 | ✅ | 0-ohm jumper connecting VR_RDY output from U25 to VCORE_PG net. Provides direct connection for power good signal. | </details> <details> <summary>R167 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC3 | ✅ | Pull-up resistor for VCORE_PG signal. Pulls the power good signal high when not actively driven low. | | 2 | 2 | VCORE_PG | ✅ | Pull-up resistor for VCORE_PG signal. Pulls the power good signal high when not actively driven low. | </details> <details> <summary>D4 - BAT54A-S ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAT54A-S) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_PG | ✅ | Cathode A of dual Schottky diode, connected to VCORE_PG. Part of diode OR-ing circuit to combine power good signals. | | 2 | 2 | VGFX_PG | ✅ | Cathode B of dual Schottky diode, connected to VGFX_PG. Part of diode OR-ing circuit to combine power good signals. | | 3 | 3 | VCORE_GFX_PG | ✅ | Common anode of dual Schottky diode, connected to VCORE_GFX_PG. Output of the diode OR-ing circuit that combines two power good signals. | </details> <details> <summary>R166 - 1130-0234 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Connected to +5VSB power rail, providing input power to the series resistor that feeds U25 VCC pin. | | 2 | 2 | $23N3860 | ✅ | Connected to U25 pin 47 (VCC) through net $23N3860, with C24 providing local decoupling. | </details> <details> <summary>R845 - 1130-0193 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Connected to +5VSB power rail, providing input power to the series resistor that feeds U25 VCCP pin. | | 2 | 2 | $23N3625 | ✅ | Connected to U25 pin 33 (VCCP) through net $23N3625, with C48 providing local decoupling. | </details> <details> <summary>C24 - 2222-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3860 | ✅ | Connected to U25 VCC pin through net $23N3860, providing the positive terminal of the decoupling capacitor. | | 2 | 2 | AGND-VCORE | ✅ | Connected to AGND-VCORE, providing the ground return path for the VCC decoupling capacitor. | </details> <details> <summary>R93 - 1120-0351 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N2930 | ✅ | Connected to U25 pin 41 (FREQ) to set the switching frequency of the NCP81109 voltage regulator to 650 kHz. | | 2 | 2 | AGND-VCORE | ✅ | Connected to AGND-VCORE, providing the ground reference for the frequency-setting resistor. | </details> <details> <summary>C52 - 2240-0005 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $23N3990 | ✅ | Connected to intermediate node $23N3990 from R168. This is the input to the snubber capacitor. | | 2 | 2 | GND | ✅ | Connected to GND. This completes the RC snubber path from switching node to ground. | </details> <details> <summary>R168 - 1141-0026 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE-SW | ✅ | Connected to VCORE-SW switching node. This is the input to the RC snubber circuit. | | 2 | 2 | $23N3990 | ✅ | Connected to intermediate node $23N3990 between R168 and C52. This is the output of the snubber resistor. | </details> <details> <summary>R37 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | R37 is a 0-ohm jumper connecting the main power ground (GND) to the analog ground (AGND-VCORE) for voltage regulator U25. This provides single-point grounding between power and analog grounds. | | 2 | 2 | AGND-VCORE | ✅ | R37 is a 0-ohm jumper connecting the main power ground (GND) to the analog ground (AGND-VCORE) for voltage regulator U25. This provides single-point grounding between power and analog grounds. | </details> <details> <summary>U26 - 4148-0141 ❌</summary> DRCY flagged 1 potential issues in this component. ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4148-0141) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 10 | SW1 | $24N3595 | ❌ | <details><summary>SW1 pin is connected to bootstrap circuit but not to the main output node VGFX-SW. In a multiphase converter, all switch nodes should connect to the output to contribute to power delivery.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="428456b4ca051e4f277a" diff-visibility="full" variant="default" view-coords="37.39,41.84,44.89,49.34" aspect-ratio="1.29" } <ul><li>Pin 10 (SW1) is connected to net $24N3595 (from schematic)</li><li>$24N3595 connects to bootstrap capacitor C186 (0.22µF) pin 2 (from schematic)</li><li>C186 pin 1 connects to $24N3596, which connects through R228 (2.2Ω) to pin 8 (BST) at net $24N3593 (from schematic)</li><li>This forms a standard bootstrap circuit: BST -> R228 -> C186 -> SW1 (reasoning)</li><li>Pins 18, 25-29 (SW2-SW7) are all connected to net VGFX-SW (from schematic)</li><li>Pin 51 (SW_PAD) also connects to VGFX-SW (from schematic)</li><li>VGFX-SW connects through inductor L4 (470nH) to output +VGFX (from schematic)</li><li>SW1 is not connected to VGFX-SW, isolating it from the main output path (from schematic)</li><li>In a multiphase buck converter, all switch nodes should typically connect to the output (either to a common node or through individual inductors) to contribute to power delivery (reasoning)</li><li>While the bootstrap circuit can function with SW1 switching independently, phase 1 does not contribute to output power in the current configuration (reasoning)</li><li>The bootstrap circuit would still function correctly if SW1 were connected to VGFX-SW, as it charges when the switch node is low (reasoning)</li></ul></details> | | 1 | VRHOT | VR_HOT_L | ✅ | VRHOT pin connected to VR_HOT_L net, likely a thermal warning output signal. | | 2 | SDIO | $24N3490 | ✅ | SDIO pin connected to SVID data line through series resistor R193 (16.9 ohm), appropriate for I2C/SVID communication. | | 3 | ALERT | $24N3492 | ✅ | ALERT pin connected to SVID alert line through 0 ohm jumper R67, with optional pull-up R196 (DNI). | | 4 | SCLK | $24N3491 | ✅ | SCLK pin connected to SVID clock line through series resistor R194 (20.0 ohm), appropriate for I2C/SVID communication. | | 5 | GND | AGND-VGFX | ✅ | GND pin connected to AGND-VGFX analog ground net, properly separated from power ground. | | 6 | VR_RDY | $24N3598 | ✅ | VR_RDY pin connected to power good output VGFX_PG through 0 ohm jumper R184, with pull-up R230 (1.91K) to +VCC3. | | 7 | VIN1 | +5VSB_SW | ✅ | VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter. | | 11 | VIN2 | +5VSB_SW | ✅ | VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter. | | 12 | VIN3 | +5VSB_SW | ✅ | VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter. | | 13 | VIN4 | +5VSB_SW | ✅ | VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter. | | 14 | VIN5 | +5VSB_SW | ✅ | VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter. | | 15 | VIN6 | +5VSB_SW | ✅ | VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter. | | 16 | VIN7 | +5VSB_SW | ✅ | VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter. | | 17 | VIN8 | +5VSB_SW | ✅ | VIN1-8 pins all connected to +5VSB_SW input supply with multiple 22uF decoupling capacitors, appropriate for multiphase converter. | | 8 | BST | $24N3593 | ✅ | BST pin connected to bootstrap circuit with R228 (2.20 ohm) and C186 (0.22uF) to SW1 for high-side gate driver supply. | | 9 | GH | | ✅ | Gate driver output pins (GH, GL) are not connected. This is correct for an integrated MOSFET design where gate drivers are internal. | | 30 | GL | | ✅ | Gate driver output pins (GH, GL) are not connected. This is correct for an integrated MOSFET design where gate drivers are internal. | | 18 | SW2 | VGFX-SW | ✅ | SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter. | | 25 | SW3 | VGFX-SW | ✅ | SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter. | | 26 | SW4 | VGFX-SW | ✅ | SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter. | | 27 | SW5 | VGFX-SW | ✅ | SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter. | | 28 | SW6 | VGFX-SW | ✅ | SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter. | | 29 | SW7 | VGFX-SW | ✅ | SW2-7 pins all connected to VGFX-SW switching node, which connects through inductor L4 to output +VGFX, appropriate for multiphase converter. | | 19 | PGND1 | GND | ✅ | PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX. | | 20 | PGND2 | GND | ✅ | PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX. | | 21 | PGND3 | GND | ✅ | PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX. | | 22 | PGND4 | GND | ✅ | PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX. | | 23 | PGND5 | GND | ✅ | PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX. | | 24 | PGND6 | GND | ✅ | PGND1-6 pins connected to power ground GND, properly separated from analog ground AGND-VGFX. | | 31 | VBOOT | $24N3564 | ✅ | VBOOT pin connected through 100K pull-down R170 to AGND-VGFX. Text note specifies VBOOT = 1.1V, but without datasheet cannot verify if pull-down alone achieves this or if internal circuitry provides the voltage. | | 32 | GND1 | AGND-VGFX | ✅ | GND1 pin connected to AGND-VGFX analog ground net, properly separated from power ground. | | 33 | VCCP | $24N3578 | ✅ | VCCP pin supplied from +5VSB through R846 (1 ohm) with 4.7uF decoupling capacitor C185 to GND, appropriate for internal control supply. | | 34 | TSENSE | $24N3584 | ✅ | TSENSE pin connected to temperature sensing network with thermistor TH4 and resistor divider, with 0.1uF filtering capacitor C168. | | 35 | IMAX | $24N3588 | ✅ | IMAX pin connected through 44.2K resistor R207 to AGND-VGFX. Text note specifies IMAX = 14A, but without datasheet cannot verify if 44.2K resistor value achieves this current limit. | | 36 | IOUT | $24N3589 | ✅ | IOUT pin connected to current monitoring network with 16.5K resistor R227 and 470pF capacitor C184 to AGND-VGFX. | | 37 | ILIM | VGFX-ILIM | ✅ | ILIM pin connected to current limit compensation network with R204 (15.0K) to VGFX-CSCOMP. | | 38 | CSCOMP | VGFX-CSCOMP | ✅ | CSCOMP pin connected to current sense compensation network with multiple resistors, capacitors, and thermistor TH3 for temperature compensation. | | 39 | CSSUM | VGFX-CSSUM | ✅ | CSSUM pin connected to current sense summing network with capacitors to CSCOMP and resistors R223 (165K) and R224 (100K) for current sensing. | | 40 | CSREF | VGFX-CSREF | ✅ | CSREF pin connected to current sense reference with 10 ohm resistor R225 to output and 1000pF capacitor C167 to GND for filtering. | | 41 | FREQ | $24N3542 | ✅ | FREQ pin connected through 18.7K resistor R203 to AGND-VGFX. Text note specifies FSW = 650kHz, but without datasheet cannot verify if 18.7K resistor value achieves this frequency. | | 42 | COMP | VGFX-COMP | ✅ | COMP pin connected to voltage loop compensation network with capacitors C62 (47pF) and C64 (2200pF) and resistor R198 (3.01K) to feedback pin. | | 43 | FB | VGFX-FB | ✅ | FB pin connected to feedback network with resistor divider from output through R199 (1.00K) and R200 (47 ohm) to DIFFOUT, and compensation network to COMP pin. | | 44 | DIFFOUT | VGFX-DIFFOUT | ✅ | DIFFOUT pin connected to differential output network with R199 (1.00K) to FB and R200 (47 ohm) with C63 (220pF) for filtering. | | 45 | VSN | VR-VGFX-VSN | ✅ | VSN pin connected to negative remote sense through differential pair network with R169 (10.0 ohm) and optional C104 (0.01uF DNI). | | 46 | VSP | VR-VGFX-VSP | ✅ | VSP pin connected to positive remote sense through R202 (100 ohm) to output +VGFX and R68 (0 ohm) to VCCGT_SENSE. | | 47 | VCC | $24N3610 | ✅ | VCC pin supplied from +5VSB through R229 (2.20 ohm) with 1.0uF decoupling capacitor C53 to AGND-VGFX, appropriate for IC supply. | | 48 | EN | $24N6011 | ✅ | EN pin connected to enable circuit with R850 (0 ohm) pull-up to +VCC, R852 (10K) pull-down to GND, and C434 (0.1uF) filtering capacitor. | | 49 | GND_PAD | AGND-VGFX | ✅ | GND_PAD connected to AGND-VGFX analog ground net, properly separated from power ground. | | 50 | VIN_PAD | +5VSB_SW | ✅ | VIN_PAD connected to +5VSB_SW input supply, same as VIN1-8 pins, appropriate for multiphase converter. | | 51 | SW_PAD | VGFX-SW | ✅ | SW_PAD connected to VGFX-SW switching node, same as SW2-7 pins, appropriate for multiphase converter. | </details> <details> <summary>L4 - 3120-0266 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3120-0266) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-SW | ✅ | The inductor connections are topologically correct for a buck converter output filter (pin 1 to switching node VGFX-SW, pin 2 to output rail +VGFX). However, there is a critical specification inconsistency: the inductor is rated for 17.5A continuous current, while a text note near the inductor indicates 'IMAX = 24A'. The actual current limit is configured for 14A via R207, which the inductor can adequately support. This discrepancy between the noted 24A requirement, the 14A current limit setting, and the 17.5A inductor rating represents a design specification error that must be resolved. | | 2 | 2 | +VGFX | ✅ | The inductor connections are topologically correct for a buck converter output filter (pin 1 to switching node VGFX-SW, pin 2 to output rail +VGFX). However, there is a critical specification inconsistency: the inductor is rated for 17.5A continuous current, while a text note near the inductor indicates 'IMAX = 24A'. The actual current limit is configured for 14A via R207, which the inductor can adequately support. This discrepancy between the noted 24A requirement, the 14A current limit setting, and the 17.5A inductor rating represents a design specification error that must be resolved. | </details> <details> <summary>R198 - 1120-0032 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3524 | ✅ | This resistor is part of the Type III voltage loop compensation network for the NCP81109GMNTXG controller. It connects between an intermediate compensation node and the feedback pin, forming a pole-zero pair with C64. | | 2 | 2 | VGFX-FB | ✅ | This resistor is part of the Type III voltage loop compensation network for the NCP81109GMNTXG controller. It connects between an intermediate compensation node and the feedback pin, forming a pole-zero pair with C64. | </details> <details> <summary>R199 - 1120-0010 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-FB | ✅ | This resistor connects between the feedback pin and the differential output pin of the voltage regulator controller. It sets the gain for the differential amplifier used for remote voltage sensing. | | 2 | 2 | VGFX-DIFFOUT | ✅ | This resistor connects between the feedback pin and the differential output pin of the voltage regulator controller. It sets the gain for the differential amplifier used for remote voltage sensing. | </details> <details> <summary>R200 - 1121-0025 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3522 | ✅ | This resistor is in series with the differential output pin and provides damping or current limiting for the differential amplifier output. It works with C63 to form a filter network. | | 2 | 2 | VGFX-DIFFOUT | ✅ | This resistor is in series with the differential output pin and provides damping or current limiting for the differential amplifier output. It works with C63 to form a filter network. | </details> <details> <summary>C62 - 2220-0002 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-COMP | ✅ | This capacitor is the high-frequency pole element in the Type III voltage loop compensation network. It connects directly between the compensation pin and the feedback pin. | | 2 | 2 | VGFX-FB | ✅ | This capacitor is the high-frequency pole element in the Type III voltage loop compensation network. It connects directly between the compensation pin and the feedback pin. | </details> <details> <summary>C63 - 2220-0014 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-FB | ✅ | This capacitor is part of the differential output filter network. It provides filtering for the differential amplifier output used for remote voltage sensing. | | 2 | 2 | $24N3522 | ✅ | This capacitor is part of the differential output filter network. It provides filtering for the differential amplifier output used for remote voltage sensing. | </details> <details> <summary>C64 - 2221-0002 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-COMP | ✅ | This capacitor is part of the Type III voltage loop compensation network. It forms a pole-zero pair with R198 to provide the necessary phase boost for loop stability. | | 2 | 2 | $24N3524 | ✅ | This capacitor is part of the Type III voltage loop compensation network. It forms a pole-zero pair with R198 to provide the necessary phase boost for loop stability. | </details> <details> <summary>C167 - 2220-0035 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-CSREF | ✅ | Connected to VGFX-CSREF, which is the current reference pin of the controller (U26 pin 40). This provides filtering for the current reference. | | 2 | 2 | GND | ✅ | Connected to GND. This completes the filter capacitor from CSREF to ground. | </details> <details> <summary>R225 - 1120-0022 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-CSREF | ✅ | Connected to VGFX-CSREF, which is the current reference pin of the controller (U26 pin 40). This sets the current reference level. | | 2 | 2 | $24N3559 | ✅ | Connected to $24N3559, which connects through SP1 to the output voltage +VGFX. This completes the current reference path from the output to CSREF. | </details> <details> <summary>C166 - 2221-0002 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-CSCOMP | ✅ | Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This provides additional compensation capacitance in parallel with C113. | | 2 | 2 | VGFX-CSSUM | ✅ | Connected to VGFX-CSSUM, which is the current sum input of the controller (U26 pin 39). This completes the compensation capacitor between CSCOMP and CSSUM. | </details> <details> <summary>R223 - 1120-0037 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3557 | ✅ | Connected to intermediate node $24N3557, which is shared with R205 pin 2 and TH3 pin 2. This forms part of the current sense compensation divider network. | | 2 | 2 | VGFX-CSSUM | ✅ | Connected to VGFX-CSSUM, which is the current sum input of the controller (U26 pin 39). This completes the compensation divider to the CSSUM pin. | </details> <details> <summary>R205 - 1120-0282 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-CSCOMP | ✅ | Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This is part of the compensation network. | | 2 | 2 | $24N3557 | ✅ | Connected to intermediate node $24N3557, which is shared with TH3 pin 2 and R223 pin 1. R205 is in parallel with TH3 to provide temperature-compensated impedance. | </details> <details> <summary>TH3 - 3880-0004 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3880-0004) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-CSCOMP | ✅ | Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This provides temperature compensation in parallel with R205. | | 2 | 2 | $24N3557 | ✅ | Connected to intermediate node $24N3557, which is shared with R205 pin 2 and R223 pin 1. TH3 is in parallel with R205 to provide temperature compensation. | </details> <details> <summary>R224 - 1130-0002 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-CSSUM | ✅ | Connected to VGFX-CSSUM, which is the current sum input of the controller (U26 pin 39). This is part of the DCR current sensing network. | | 2 | 2 | $24N3558 | ✅ | Connected to $24N3558, which connects through SP2 to the switching node VGFX-SW. This completes the current sensing path from the switching node to the CSSUM pin. | </details> <details> <summary>R204 - 1120-0029 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-ILIM | ✅ | Connected to VGFX-ILIM, which is the current limit pin of the controller (U26 pin 37). This sets the current limit threshold. | | 2 | 2 | VGFX-CSCOMP | ✅ | Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This completes the current limit setting path. | </details> <details> <summary>C113 - 2220-0025 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VGFX-CSCOMP | ✅ | Connected to VGFX-CSCOMP, which is the current loop compensation pin of the controller (U26 pin 38). This provides high-frequency compensation. | | 2 | 2 | VGFX-CSSUM | ✅ | Connected to VGFX-CSSUM, which is the current sum input of the controller (U26 pin 39). This completes the compensation capacitor between CSCOMP and CSSUM. | </details> <details> <summary>C168 - 2222-0016 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3584 | ✅ | Filtering capacitor positive terminal connected to U26 TSENSE input for noise filtering. | | 2 | 2 | AGND-VGFX | ✅ | Filtering capacitor ground terminal connected to analog ground (AGND-VGFX), appropriate for analog input filtering. | </details> <details> <summary>R226 - 1120-0055 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3583 | ✅ | 14.0K resistor in parallel with thermistor TH4, setting temperature threshold for over-temperature protection. | | 2 | 2 | GND | ✅ | 14.0K resistor in parallel with thermistor TH4, setting temperature threshold for over-temperature protection. | </details> <details> <summary>R178 - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3584 | ✅ | 0Ω jumper connecting thermistor sensing circuit to U26 TSENSE pin. Allows optional isolation or series resistance. | | 2 | 2 | $24N3583 | ✅ | 0Ω jumper connecting thermistor sensing circuit to U26 TSENSE pin. Allows optional isolation or series resistance. | </details> <details> <summary>TH4 - 3880-0004 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3880-0004) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3583 | ✅ | Thermistor sensing node connected to U26 TSENSE pin through R178. Forms temperature sensing circuit with R226 to ground. | | 2 | 2 | GND | ✅ | Thermistor ground reference, correctly connected to power ground (GND). | </details> <details> <summary>R202 - 1120-0025 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VGFX | ✅ | Connected to +VGFX output rail. Provides secondary connection to positive remote sense pin VSP through 100 ohms. | | 2 | 2 | VR-VGFX-VSP | ✅ | Connected to VR-VGFX-VSP net, the positive remote sense input of U26 pin 46 (VSP). This 100Ω resistor is intended to provide series resistance for local voltage sensing from +VGFX, but is effectively shorted out by R68 (0Ω) which is in parallel, making R202 non-functional in the current configuration. | </details> <details> <summary>R68 - 1121-0001 ❌</summary> DRCY flagged 1 potential issues in this component. ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 2 | 2 | VR-VGFX-VSP | ❌ | <details><summary>Connected to VR-VGFX-VSP net, the positive remote sense input of U26 pin 46 (VSP). This 0Ω jumper provides a direct connection from VCCGT_SENSE for remote voltage sensing, but is incorrectly populated in parallel with R202 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="428456b4ca051e4f277a" diff-visibility="full" variant="default" view-coords="22.85,13.03,30.35,20.53" aspect-ratio="1.29" } <ul><li>Pin 2 connects to VR-VGFX-VSP net (from schematic)</li><li>VR-VGFX-VSP connects to U26 pin 46 (VSP), the positive remote sense input (from schematic)</li><li>Pin 1 connects to VCCGT_SENSE net for remote voltage sensing (from schematic)</li><li>R68 has a value of 0Ω (jumper) and is marked PLACE (from schematic)</li><li>R202 (100Ω) also connects to VR-VGFX-VSP from +VGFX, creating a parallel path (from schematic)</li><li>R202 is also marked PLACE, indicating both resistors should be installed (from schematic)</li><li>Text note 'REMOTE VOLTAGE SENSE' appears near coordinates (107.95, 379.73) (from schematic)</li><li>Text note 'DIFF PAIR' appears near coordinates (124.46, 346.71) (from schematic)</li><li>Having both R68 (0Ω) and R202 (100Ω) populated simultaneously creates an incorrect configuration (reasoning)</li><li>The 0Ω jumper shorts out the 100Ω resistor, making R202 ineffective (reasoning)</li><li>For proper differential remote sensing, either local sensing (R202 populated, R68 DNI) or remote sensing (R68 populated, R202 DNI) should be selected, not both (reasoning)</li><li>With both populated, the VSP path has ~0Ω impedance while the VSN path has 10Ω (from R169), creating an imbalanced differential pair (reasoning)</li><li>This imbalance can introduce common-mode errors in the voltage regulation (reasoning)</li></ul></details> | | 1 | 1 | VCCGT_SENSE | ✅ | Connected to VCCGT_SENSE net. Provides primary remote sense connection to VSP through 0 ohms. | </details> <details> <summary>R169 - 1120-0022 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3528 | ✅ | Connected to intermediate node $24N3528. Part of negative remote sense path with 10-ohm series resistance. | | 2 | 2 | VR-VGFX-VSN | ✅ | Connected to VR-VGFX-VSN net, the negative remote sense input of U26 pin 45 (VSN). This 10Ω resistor is always in series with the VSN path, creating an impedance imbalance with the VSP path which has ~0Ω due to R68 shorting R202. The 10Ω value may be intentional for filtering/protection but contributes to the differential pair imbalance. | </details> <details> <summary>R201 - 1120-0025 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | R201 connects GND (pin 1) to $24N3528 (pin 2) through 100Ω, intended to provide series resistance for local voltage sensing in the VSN path. However, R69 (0Ω) is in parallel with R201, effectively shorting it out and making R201 non-functional in the current configuration. | | 2 | 2 | $24N3528 | ✅ | R201 connects GND (pin 1) to $24N3528 (pin 2) through 100Ω, intended to provide series resistance for local voltage sensing in the VSN path. However, R69 (0Ω) is in parallel with R201, effectively shorting it out and making R201 non-functional in the current configuration. | </details> <details> <summary>R69 - 1121-0001 ❌</summary> DRCY flagged 1 potential issues in this component. ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ❌ | <details><summary>R69 connects GND (pin 1) to $24N3528 (pin 2) through 0Ω (jumper), providing a direct connection for remote voltage sensing in the VSN path. However, this 0Ω jumper is incorrectly populated in parallel with R201 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="428456b4ca051e4f277a" diff-visibility="full" variant="default" view-coords="21.48,18.02,28.98,25.52" aspect-ratio="1.29" } <ul><li>Pin 1 connects to GND net (from schematic)</li><li>Pin 2 connects to $24N3528 net (from schematic)</li><li>R69 has a value of 0Ω (jumper) and is marked PLACE (from schematic)</li><li>$24N3528 connects to VR-VGFX-VSN through R169 (10Ω) (from schematic)</li><li>R201 (100Ω) also connects GND to $24N3528, creating a parallel path (from schematic)</li><li>R201 is also marked PLACE, indicating both resistors should be installed (from schematic)</li><li>Having both R69 (0Ω) and R201 (100Ω) populated simultaneously creates an incorrect configuration (reasoning)</li><li>The 0Ω jumper shorts out the 100Ω resistor, making R201 ineffective (reasoning)</li><li>For proper differential remote sensing, either local sensing (R201 populated, R69 DNI) or remote sensing (R69 populated, R201 DNI) should be selected, not both (reasoning)</li><li>This is the same type of issue as in the VSP path where R68 shorts R202 (reasoning)</li><li>With both R68 and R69 populated, the configuration creates an imbalanced differential pair with VSP at ~0Ω and VSN at 10Ω (reasoning)</li><li>Both pins are affected by the same fundamental issue of creating an improper parallel configuration (reasoning)</li></ul></details> | | 2 | 2 | $24N3528 | ❌ | <details><summary>R69 connects GND (pin 1) to $24N3528 (pin 2) through 0Ω (jumper), providing a direct connection for remote voltage sensing in the VSN path. However, this 0Ω jumper is incorrectly populated in parallel with R201 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="428456b4ca051e4f277a" diff-visibility="full" variant="default" view-coords="22.85,18.02,30.35,25.52" aspect-ratio="1.29" } <ul><li>Pin 1 connects to GND net (from schematic)</li><li>Pin 2 connects to $24N3528 net (from schematic)</li><li>R69 has a value of 0Ω (jumper) and is marked PLACE (from schematic)</li><li>$24N3528 connects to VR-VGFX-VSN through R169 (10Ω) (from schematic)</li><li>R201 (100Ω) also connects GND to $24N3528, creating a parallel path (from schematic)</li><li>R201 is also marked PLACE, indicating both resistors should be installed (from schematic)</li><li>Having both R69 (0Ω) and R201 (100Ω) populated simultaneously creates an incorrect configuration (reasoning)</li><li>The 0Ω jumper shorts out the 100Ω resistor, making R201 ineffective (reasoning)</li><li>For proper differential remote sensing, either local sensing (R201 populated, R69 DNI) or remote sensing (R69 populated, R201 DNI) should be selected, not both (reasoning)</li><li>This is the same type of issue as in the VSP path where R68 shorts R202 (reasoning)</li><li>With both R68 and R69 populated, the configuration creates an imbalanced differential pair with VSP at ~0Ω and VSN at 10Ω (reasoning)</li><li>Both pins are affected by the same fundamental issue of creating an improper parallel configuration (reasoning)</li></ul></details> | </details> <details> <summary>C104 - 2221-0004 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3528 | ✅ | C104 would provide filtering on the negative sense line if installed, but is marked DNI (Do Not Install). | | 2 | 2 | VR-VGFX-VSN | ✅ | C104 would provide filtering on the negative sense line if installed, but is marked DNI (Do Not Install). | </details> <details> <summary>C61 - 2221-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VR-VGFX-VSP | ✅ | C61 would provide differential filtering between VSP and VSN if installed, but is marked DNI (Do Not Install). | | 2 | 2 | VR-VGFX-VSN | ✅ | C61 would provide differential filtering between VSP and VSN if installed, but is marked DNI (Do Not Install). | </details> <details> <summary>R203 - 1120-0351 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3542 | ✅ | Connected to FREQ pin of U26 to set switching frequency to 650kHz. | | 2 | 2 | AGND-VGFX | ✅ | Connected to AGND-VGFX, providing the ground reference for frequency setting. | </details> <details> <summary>R228 - 1130-0234 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3593 | ✅ | Connected to BST pin of U26, part of the bootstrap circuit for the high-side gate driver. | | 2 | 2 | $24N3596 | ✅ | Connected through C186 to SW1, completing the bootstrap circuit. | </details> <details> <summary>C186 - 2222-0008 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $24N3596 | ✅ | Connected to BST through R228, forming the high side of the bootstrap capacitor. | | 2 | 2 | $24N3595 | ✅ | Connected to SW1, forming the low side of the bootstrap capacitor referenced to the switch node. | </details> <details> <summary>R66 - 1121-0001 ✅</summary> DRCY found no issues in this component 🎉 ℹ️ DRCY didn't use a Datasheet for this component. | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | Pin 1 connects to the main power ground net GND. | | 2 | 2 | AGND-VGFX | ✅ | Pin 2 connects to the analog ground net AGND-VGFX. | </details> <details> <summary>U41 - RT8207 ❌</summary> DRCY flagged 1 potential issues in this component. 📄 [DRCY referred to this Datasheet for this component.](https://www.richtek.com/SaveDownload.aspx?specid=RT8207P) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/RT8207) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 12 | TON | $25N1081 | ❌ | <details><summary>TON pin is connected to +5VSB through R816 (464K) for on-time setting, but the schematic text note specifies Rton=806K for 285kHz switching frequency. The actual 464K resistor value results in approximately 504kHz switching frequency, which is a significant discrepancy from the design intent.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="1c71bf3d7946c343c7a6" diff-visibility="full" variant="default" view-coords="38.98,39.78,46.48,47.28" aspect-ratio="1.29" } <ul><li>Pin 12 (TON) is connected to net $25N1081 (from schematic)</li><li>R816 (464K resistor) connects from +5VSB to net $25N1081 (from schematic)</li><li>C378 (0.1uF capacitor to GND) is connected to $25N1081 but marked DNI (Do Not Install) (from schematic)</li><li>A text note on the schematic states 'Rton=806K , F=285KHz' (from schematic)</li><li>With RTON = 464K, VIN = 5V, and VVDDQ = 1.35V, the calculated switching frequency is f = (5 - 0.5) / (5 × 3.85p × 464K) ≈ 504 kHz (reasoning)</li><li>With RTON = 806K and VIN = 5V, the calculated switching frequency is f = (5 - 0.5) / (5 × 3.85p × 806K) ≈ 290 kHz, which matches the design note target of 285 kHz (reasoning)</li><li>There is a discrepancy between the specified design intent (806K for 285 kHz) and the actual resistor value (464K resulting in 504 kHz) (reasoning)</li><li>The resistor value should be corrected to approximately 806K to achieve the target 285 kHz switching frequency, or the text note should be updated if 504 kHz is the intended frequency (reasoning)</li></ul></details> | | 1 | VTTGND | GND | ✅ | VTTGND is correctly connected to GND as the power ground for the VTT LDO output. | | 2 | VTTSNS | +VDIMM_VTT | ✅ | VTTSNS is correctly connected to +VDIMM_VTT for remote voltage sensing of the VTT output. | | 3 | GND | GND | ✅ | GND is correctly connected to the GND net as the analog ground. | | 4 | MODE | GND | ✅ | MODE is connected to GND. This pin is not documented in the RT8207P datasheet, suggesting it is specific to the QFN24M_HS package variant used in the schematic. | | 5 | VTTREF | $25N769 | ✅ | VTTREF is connected to a 0.22uF bypass capacitor (C342) to GND. The datasheet recommends 33nF, but the larger value should provide better filtering and stable operation. | | 6 | DEM | $25N1291 | ✅ | DEM is connected to a 10K pull-up resistor to +5VSB. This pin is not documented in the RT8207P datasheet, suggesting it is specific to the QFN24M_HS package variant. | | 8 | VDDQ | +VDIMM | ✅ | VDDQ is correctly connected to the +VDIMM output rail for reference input and feedback. | | 9 | FB | $25N987 | ✅ | FB is connected to a resistive voltage divider (R814=8.06K, R815=10K) with a 22pF compensation capacitor (C382), setting the VDDQ output to approximately 1.35V for DDR3L operation. | | 10 | S3 | EN_VTT | ✅ | S3 is correctly connected to EN_VTT signal through a 0-ohm resistor (R302) from SLP_S3_L for sleep state control. | | 11 | S5 | EN_VDDQ | ✅ | S5 is correctly connected to EN_VDDQ signal through a 0-ohm resistor (R300) from SLP_S4_L for sleep state control. | | 13 | PGOOD | DRAM_PWROK | ✅ | PGOOD is correctly connected to DRAM_PWROK signal through a 0-ohm resistor (R293) from DRAM_S4_PWROK for power good indication. | | 14 | VDD | $25N1195 | ✅ | VDD is connected to +5VSB through a 2.2-ohm filter resistor (R813) with a 1uF bypass capacitor (C380). The datasheet recommends 5.1 ohms, but the smaller value is acceptable and provides less voltage drop. | | 15 | VDDP | +5VSB | ✅ | VDDP is correctly connected to +5VSB as the gate driver supply voltage. | | 16 | CS | $25N1238 | ✅ | CS is connected to a 3.83K resistor (R817) to VDD for current limit threshold setting. The actual current limit depends on the MOSFET RDS(ON) and cannot be fully verified without the MOSFET datasheet. | | 18 | PGND | GND | ✅ | PGND is correctly connected to GND as the power ground for the low-side MOSFET. | | 19 | LGATE | $25N901 | ✅ | LGATE is correctly connected to the low-side MOSFET gate (Q102 pin 8) for gate drive. | | 20 | PHASE | DDR_PHASE | ✅ | PHASE is correctly connected to the switch node (Q102 pin 9) and inductor (L11) for current sensing and power delivery. | | 21 | UGATE | $25N897 | ✅ | UGATE is correctly connected to the high-side MOSFET gate (Q102 pin 1) for gate drive. | | 22 | BOOT | $25N771 | ✅ | BOOT is connected to the bootstrap capacitor (C309=0.1uF) through a 4.7-ohm series resistor (R298). The datasheet recommends 1uF, but the smaller value with series resistor may be intentional to slow MOSFET turn-on and reduce shoot-through. | | 23 | VLDOIN | +VDIMM | ✅ | VLDOIN is correctly connected to +VDIMM for tracking discharge mode, allowing the VTT LDO to discharge VDDQ during shutdown. | | 24 | VTT | +VDIMM_VTT | ✅ | VTT is correctly connected to +VDIMM_VTT as the VTT LDO power output with appropriate output capacitors. | | 25 | GND_PAD | GND | ✅ | GND_PAD is correctly connected to GND for thermal dissipation through the exposed pad. | </details> <details> <summary>Q102 - FDMS3604S ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/pub/Collateral/FDMS3604S-D.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/FDMS3604S) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | Q1G | $25N897 | ✅ | Gate drive for control MOSFET Q1, correctly connected to UGATE output from controller U41. | | 2 | VIN_A | DDR3L_VIN | ✅ | Drain pins of control MOSFET Q1, correctly connected to input voltage rail DDR3L_VIN derived from +5VSB through ferrite beads. | | 3 | VIN_B | DDR3L_VIN | ✅ | Drain pins of control MOSFET Q1, correctly connected to input voltage rail DDR3L_VIN derived from +5VSB through ferrite beads. | | 4 | VIN_C | DDR3L_VIN | ✅ | Drain pins of control MOSFET Q1, correctly connected to input voltage rail DDR3L_VIN derived from +5VSB through ferrite beads. | | 5 | PGND_A | GND | ✅ | Source pins of synchronous MOSFET Q2, correctly connected to ground for buck converter operation. | | 6 | PGND_B | GND | ✅ | Source pins of synchronous MOSFET Q2, correctly connected to ground for buck converter operation. | | 7 | PGND_C | GND | ✅ | Source pins of synchronous MOSFET Q2, correctly connected to ground for buck converter operation. | | 8 | Q2G | $25N901 | ✅ | Gate drive for synchronous MOSFET Q2, correctly connected to LGATE output from controller U41. | | 9 | PHASE | DDR_PHASE | ✅ | Switch node (PHASE) correctly connected to output inductor L11 and controller feedback, with bootstrap capacitor C309 connected through series resistor R298. | </details> <details> <summary>L11 - IND_1uH_11A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/125-0004454) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_PHASE | ✅ | Pin 1 connects to the DDR_PHASE switching node, which is the output of the power stage MOSFETs (Q102) and the PHASE pin of the controller (U41). This is the input side of the output filter inductor in the buck converter topology. | | 2 | 2 | +VDIMM | ✅ | Pin 2 connects to the +VDIMM output voltage rail, which powers the DDR memory. This is the output side of the filter inductor and connects to multiple output capacitors and the feedback sense points of the controller. | </details> <details> <summary>L5 - FERRITE_120OHM_3A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/126-0004457) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Pin 1 connects to the +5VSB input power rail, serving as the input side of the ferrite bead filter. | | 2 | 2 | DDR3L_VIN | ✅ | Pin 2 connects to the DDR3L_VIN net, providing filtered power to the DDR voltage regulator circuit. | </details> <details> <summary>L6 - FERRITE_120OHM_3A_0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/126-0004457) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Pin 1 connects to the +5VSB input power rail, serving as the input side of the ferrite bead filter in parallel with L5. | | 2 | 2 | DDR3L_VIN | ✅ | Pin 2 connects to the DDR3L_VIN net, providing filtered power to the DDR voltage regulator circuit in parallel with L5. | </details> <details> <summary>R815 - 1120-0011 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $25N987 | ✅ | Connected to the feedback network node $25N987, forming the lower resistor of the feedback divider. | | 2 | 2 | GND | ✅ | Connected to GND, completing the feedback divider network to ground. | </details> <details> <summary>R814 - 1120-0187 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0187) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Connected to +VDIMM output rail as the upper resistor of the feedback divider network. | | 2 | 2 | $25N987 | ✅ | Connected to the feedback network node $25N987, which connects to U41 pin 9 (FB) along with R815 and C382. | </details> <details> <summary>C382 - 2220-0047 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2220-0047) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VDIMM | ✅ | Connected to +VDIMM output rail, providing AC feedback path for loop compensation. | | 2 | 2 | $25N987 | ✅ | Connected to the feedback node $25N987 (U41 pin 9 FB), providing AC coupling for loop stability. | </details> <details> <summary>R816 ❌</summary> DRCY flagged 1 potential issues in this component. ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0149) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 2 | 2 | $25N1081 | ❌ | <details><summary>Pin 2 connects to U41 pin 12 (TON) and sets the switching frequency of the RT8207 controller. However, the resistor value is 464K, which would produce a switching frequency of approximately 504 kHz, not the 285 kHz specified in the schematic text note that calls for Rton=806K.</summary>!thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="1c71bf3d7946c343c7a6" diff-visibility="full" variant="default" view-coords="27.62,36.84,35.12,44.34" aspect-ratio="1.29" } <ul><li>Pin 2 is connected to net $25N1081, which connects to U41 pin 12 (TON) (from schematic)</li><li>R816 has a value of 464K ohms per the COMPVALUE attribute (from schematic)</li><li>The schematic text note at the left side of the page states 'Rton=806K , F=285KHz' (from schematic)</li><li>The schematic provides the frequency formula: F = (Vin - 0.5) / (3.85p * Vin * Rton) (from schematic)</li><li>Using the formula with Vin=5V and Rton=464K: F = (5-0.5)/(3.85e-12 * 5 * 464000) = 4.5/8.932e-6 ≈ 504 kHz (reasoning)</li><li>Using the formula with Vin=5V and Rton=806K: F = (5-0.5)/(3.85e-12 * 5 * 806000) = 4.5/1.55155e-5 ≈ 290 kHz, which matches the stated 285 kHz target (reasoning)</li><li>The actual switching frequency with R816=464K would be approximately 504 kHz, which is 77% higher than the stated design target of 285 kHz (reasoning)</li><li>C378, a 0.1uF capacitor also connected to net $25N1081, is marked DNI and therefore electrically absent (from schematic)</li><li>No other components are connected to the TON net that would affect the frequency calculation (reasoning)</li><li>The circuit as configured does not meet the stated design constraint of 285 kHz switching frequency (reasoning)</li><li>Recommendation: Either change R816 to 806K (or nearest standard value like 806K or 825K) to achieve the stated 285 kHz frequency, or verify that 504 kHz operation is acceptable and update the schematic text note accordingly (reasoning)</li></ul></details> | | 1 | 1 | +5VSB | ✅ | Pin 1 connects to +5VSB, providing the reference voltage for the TON timing resistor calculation. This connection is correct. | </details> <details> <summary>R817 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0267) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $25N1195 | ✅ | Pin 1 connects to net $25N1195, which is the VDD supply pin (pin 14) of U41 (RT8207M). VDD is supplied from +5VSB through R813 (2.2 ohm) and bypassed by C380 (1uF) to GND. | | 2 | 2 | $25N1238 | ✅ | Pin 2 connects to net $25N1238, which is the CS (current sense) pin (pin 16) of U41 (RT8207M). R817 (3.83K) between VDD and CS sets the overcurrent protection threshold for the VDDQ output. | </details> <details> <summary>C309 - 0.1uF 10% 25V 0402 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | DDR_PHASE | ✅ | Connected to the PHASE node (DDR_PHASE), which is the switching node of the buck converter. This is the correct connection for the bootstrap capacitor. | | 2 | 2 | DDR_BST | ✅ | Connected to intermediate node DDR_BST, which connects through R298 to the BOOT pin. This forms the bootstrap capacitor between BOOT and PHASE. | </details> <details> <summary>R298 - 4.7 ohm 1% 1/4W 0603 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004467) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | $25N771 | ✅ | Connected to the BOOT pin of U41 (RT8207) via net $25N771. This is the bootstrap supply node for the high-side gate driver. | | 2 | 2 | DDR_BST | ✅ | Connected to intermediate node DDR_BST, which connects to the bootstrap capacitor C309. This forms the series path from BOOT to the bootstrap capacitor. | </details> <details> <summary>R24 - 110-0002560 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002560) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | R24 is the upper feedback resistor (R1) in the voltage divider network, connecting the output voltage (+V1P8S) to the feedback pin (+V1P8S_FB) of U21. The 12.1K value, combined with R25, sets the output voltage to approximately 1.8V. | | 2 | 2 | +V1P8S_FB | ✅ | R24 is the upper feedback resistor (R1) in the voltage divider network, connecting the output voltage (+V1P8S) to the feedback pin (+V1P8S_FB) of U21. The 12.1K value, combined with R25, sets the output voltage to approximately 1.8V. | </details> <details> <summary>R25 - 110-0004490 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004490) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | GND | ✅ | R25 is the lower feedback resistor (R2) in the voltage divider network, connecting the feedback pin (+V1P8S_FB) to ground. The 9.53K value, combined with R24, sets the output voltage to approximately 1.8V. | | 2 | 2 | +V1P8S_FB | ✅ | R25 is the lower feedback resistor (R2) in the voltage divider network, connecting the feedback pin (+V1P8S_FB) to ground. The 9.53K value, combined with R24, sets the output voltage to approximately 1.8V. | </details> <details> <summary>R22 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | 1P8V_EN | ✅ | R22 is a zero-ohm jumper resistor that directly connects the enable signal from 1P8V_EN to +V1P8S_EN for U21. This provides design flexibility for potential circuit modifications while maintaining a direct connection. | | 2 | 2 | +V1P8S_EN | ✅ | R22 is a zero-ohm jumper resistor that directly connects the enable signal from 1P8V_EN to +V1P8S_EN for U21. This provides design flexibility for potential circuit modifications while maintaining a direct connection. | </details> <details> <summary>R23 - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8S | ✅ | R23 is a 4.7K pull-up resistor connecting the power good signal (+V1P8S_PGD) from U21 to the output voltage (+V1P8S). This is required for the open-drain power good output of the APL5933 LDO. | | 2 | 2 | +V1P8S_PGD | ✅ | R23 is a 4.7K pull-up resistor connecting the power good signal (+V1P8S_PGD) from U21 to the output voltage (+V1P8S). This is required for the open-drain power good output of the APL5933 LDO. | </details> <details> <summary>U21 - 140-0004526 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004526) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | PGOOD | +V1P8S_PGD | ✅ | PGOOD pin is connected to +V1P8S_PGD net with a 4.7K pull-up resistor (R23) to the output voltage. This is a power good output signal indicating when the regulator output is within regulation. | | 2 | EN | +V1P8S_EN | ✅ | EN pin is connected to +V1P8S_EN net through R22 (0 ohm) from 1P8V_EN signal. A text note indicates the enable threshold is > 1.1V. | | 3 | VIN | +PS_3VSB | ✅ | VIN pin is connected to +PS_3VSB supply rail, providing the input voltage for the regulator. | | 4 | VDD | +PS_3VSB | ✅ | VDD pin is connected to +PS_3VSB supply rail, same as VIN. This is typical for LDO regulators where VDD provides power to internal control circuitry. | | 5 | NC | | ✅ | NC pin has no connection, which is correct for a no-connect pin. | | 6 | VOUT | +V1P8S | ✅ | VOUT pin is connected to +V1P8S output rail with appropriate decoupling capacitors. The output voltage is set to approximately 1.8V by the feedback network. | | 7 | ADJ | +V1P8S_FB | ✅ | ADJ pin is connected to the feedback network formed by R24 (12.1K) and R25 (9.53K), which sets the output voltage to approximately 1.8V using the formula Vout = 0.8(1 + R1/R2). | | 8 | GND1 | GND | ✅ | GND1 and GND2 pins are both connected to the GND net, providing the ground reference for the regulator. | | 9 | GND2 | GND | ✅ | GND1 and GND2 pins are both connected to the GND net, providing the ground reference for the regulator. | </details> <details> <summary>U38 - APL5912KAC-TRGS-X ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004525) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | GND | GND | ✅ | GND pin correctly connected to ground plane. | | 2 | FB | FB_V1P0S | ✅ | FB pin correctly connected to feedback divider network that sets output voltage to approximately 1.025V. | | 3 | VOUT-2 | +V1P0S | ✅ | VOUT pins correctly connected to +V1P0S output rail with appropriate output capacitance. However, the design operates at 98% of maximum current rating (4.9A/5A), providing minimal design margin. | | 4 | VOUT-1 | +V1P0S | ✅ | VOUT pins correctly connected to +V1P0S output rail with appropriate output capacitance. However, the design operates at 98% of maximum current rating (4.9A/5A), providing minimal design margin. | | 5 | VIN-2 | +VDIMM | ✅ | VIN pins correctly connected to +VDIMM input rail with appropriate input capacitance. | | 9 | VIN-1 | +VDIMM | ✅ | VIN pins correctly connected to +VDIMM input rail with appropriate input capacitance. | | 6 | VCNTL | VCNTL_V1P0S | ✅ | VCNTL pin connected through 10 ohm resistor to +VCC with 1uF capacitor to ground. The 10 ohm value is unusual and should be verified against datasheet. | | 7 | POK | V1P0S_PG | ✅ | POK pin correctly connected to power good signal with 10K pullup resistor. | | 8 | EN | 1P0V_EN | ✅ | EN pin correctly connected to enable signal for power sequencing. | </details> <details> <summary>R35 - 110-0004494 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004494) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0A_FB | ✅ | R35 (23.7K) is the lower resistor in the feedback divider, correctly connected between the ADJ pin (pin 1) and GND (pin 2). This value produces the correct 1.0V output voltage. | | 2 | 2 | GND | ✅ | R35 (23.7K) is the lower resistor in the feedback divider, correctly connected between the ADJ pin (pin 1) and GND (pin 2). This value produces the correct 1.0V output voltage. | </details> <details> <summary>R32 - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | R32 (4.7K) is a pull-up resistor correctly connected between +5VSB (pin 1) and the enable pin (pin 2). This creates a power sequencing dependency where the 1.0V rail only enables when the 5V standby rail is present. | | 2 | 2 | +V1P0A_ENABLE | ✅ | R32 (4.7K) is a pull-up resistor correctly connected between +5VSB (pin 1) and the enable pin (pin 2). This creates a power sequencing dependency where the 1.0V rail only enables when the 5V standby rail is present. | </details> <details> <summary>R33 - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +PS_3VSB | ✅ | R33 (4.7K) is a pull-up resistor correctly connected between +PS_3VSB (pin 1) and the power good output (pin 2). This provides the necessary pull-up for the open-drain PGOOD output. | | 2 | 2 | +V1P0A_PWRGD | ✅ | R33 (4.7K) is a pull-up resistor correctly connected between +PS_3VSB (pin 1) and the power good output (pin 2). This provides the necessary pull-up for the open-drain PGOOD output. | </details> <details> <summary>R34 - 110-0003781 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0003781) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0A_FB | ✅ | R34 (6.04K) is the upper resistor in the feedback divider, correctly connected between the ADJ pin (pin 1) and VOUT (pin 2). This value produces the correct 1.0V output voltage. | | 2 | 2 | +V1P0A | ✅ | R34 (6.04K) is the upper resistor in the feedback divider, correctly connected between the ADJ pin (pin 1) and VOUT (pin 2). This value produces the correct 1.0V output voltage. | </details> <details> <summary>U24 - APL5933 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004526) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | PGOOD | +V1P0A_PWRGD | ✅ | PGOOD output is correctly connected to +V1P0A_PWRGD with pull-up resistor R33 to +PS_3VSB. The signal is ANDed with SLP_S3_L and PSGOOD via diode D11 and used to enable the 1.8V analog rail via R151. | | 2 | EN | +V1P0A_ENABLE | ✅ | EN input is correctly connected to +V1P0A_ENABLE with pull-up resistor R32 to +5VSB and bypass capacitor C20 to GND. The enable threshold is specified as >1.1V, which is met by the 5V pull-up. | | 3 | VIN | +PS_3VSB | ✅ | VIN input is correctly connected to +PS_3VSB (3.3V standby rail) with appropriate decoupling capacitors nearby. | | 4 | VDD | +PS_3VSB | ✅ | VDD input is correctly connected to +PS_3VSB, same as VIN. This is typical for LDOs where VDD powers internal logic circuitry. | | 5 | NC | | ✅ | NC pin has no connection, which is correct for a no-connect pin. | | 6 | VOUT | +V1P0A | ✅ | VOUT is correctly connected to +V1P0A (1.0V output rail) with appropriate output capacitors C22 (0.1uF) and C21 (22uF) for stability and load transient response. | | 7 | ADJ | +V1P0A_FB | ✅ | ADJ feedback pin is correctly connected to the feedback divider network formed by R34 (6.04K to VOUT) and R35 (23.7K to GND), which sets the output voltage to 1.004V per the formula Vout=0.8(1+R1/R2). | | 8 | GND1 | GND | ✅ | GND1 and GND2 are both correctly connected to the GND net, providing proper grounding for the LDO. | | 9 | GND2 | GND | ✅ | GND1 and GND2 are both correctly connected to the GND net, providing proper grounding for the LDO. | </details> <details> <summary>R153 - 110-0002726 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002726) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A_FB | ✅ | R153 serves as the lower resistor (R2) in the feedback divider network, correctly setting the output voltage to approximately 1.8V. | | 2 | 2 | GND | ✅ | R153 serves as the lower resistor (R2) in the feedback divider network, correctly setting the output voltage to approximately 1.8V. | </details> <details> <summary>R150 - 110-0002560 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002560) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P8A_FB | ✅ | R150 serves as the upper resistor (R1) in the feedback divider network, correctly setting the output voltage to approximately 1.8V. | | 2 | 2 | +V1P8A | ✅ | R150 serves as the upper resistor (R1) in the feedback divider network, correctly setting the output voltage to approximately 1.8V. | </details> <details> <summary>R151 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0A_PWRGD | ✅ | R151 is a 0-ohm resistor that implements power sequencing by connecting the power good signal from U24 to the enable input of U20. | | 2 | 2 | +V1P8A_EN | ✅ | R151 is a 0-ohm resistor that implements power sequencing by connecting the power good signal from U24 to the enable input of U20. | </details> <details> <summary>U20 - 140-0004677 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.onsemi.com/pdf/datasheet/ncp605-d.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004677) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | VIN1 | +PS_3VSB | ✅ | VIN1 is correctly connected to the +PS_3VSB input supply. This pin provides power to the regulator. | | 2 | GND | GND | ✅ | GND pin is correctly connected to the ground net. | | 3 | EN | +V1P8A_EN | ✅ | EN pin is correctly connected to +V1P8A_EN, which implements power sequencing by enabling U20 after U24's output is stable. | | 4 | VOUT | +V1P8A | ✅ | VOUT pin is correctly connected to +V1P8A output net with proper decoupling. | | 5 | SENSE/ADJ | +V1P8A_FB | ✅ | SENSE/ADJ pin is correctly connected to the feedback divider network (R150 and R153) to set the output voltage to approximately 1.8V. | | 6 | VIN2 | +PS_3VSB | ✅ | VIN2 is correctly connected to the +PS_3VSB input supply, matching VIN1 as required by the datasheet. | | 7 | GND_PAD | GND | ✅ | GND_PAD (exposed pad) is correctly connected to the ground net for thermal dissipation. | </details> <details> <summary>Q5 - RXR035N03 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/7466/RXR035N03.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/132-0004421) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | D | DRAIN | +VDIMM | ✅ | Drain is correctly connected to +VDIMM input voltage rail. This provides the source voltage for the +V1P35S output through the MOSFET switch. | | G | GATE | 1P35V_EN | ✅ | Gate is correctly connected to enable signal 1P35V_EN through gate resistor R134 (1kΩ). However, there is a design margin concern: the gate drive voltage may be insufficient to meet the schematic requirement 'VGS should > 2V' if the +VCC rail is 3.3V or lower. | | S | SOURCE | +V1P35S | ✅ | Source is correctly connected to +V1P35S output rail. This is the correct configuration for a high-side N-channel MOSFET switch. | </details> <details> <summary>R134 - 110-0001923 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | V1P0S_PG | ✅ | Gate drive resistor correctly connected between power-good signal V1P0S_PG (pin 1) and MOSFET gate enable signal 1P35V_EN (pin 2). The 1kΩ value provides appropriate gate current limiting and slew rate control for the power sequencing application. | | 2 | 2 | 1P35V_EN | ✅ | Gate drive resistor correctly connected between power-good signal V1P0S_PG (pin 1) and MOSFET gate enable signal 1P35V_EN (pin 2). The 1kΩ value provides appropriate gate current limiting and slew rate control for the power sequencing application. | </details> <details> <summary>R120 - 110-0001875 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P35S | ✅ | Sense resistor correctly connected between output voltage +V1P35S (pin 1) and power-good feedback signal 1P35V_PWG (pin 2). The 10kΩ value provides appropriate base current limiting for Q3 while minimally loading the output rail. | | 2 | 2 | 1P35V_PWG | ✅ | Sense resistor correctly connected between output voltage +V1P35S (pin 1) and power-good feedback signal 1P35V_PWG (pin 2). The 10kΩ value provides appropriate base current limiting for Q3 while minimally loading the output rail. | </details> <details> <summary>R60 - 110-0001957 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001957) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +PS_3VSB | ✅ | Pull-up resistor connecting +PS_3VSB to PSPUP, correctly sized at 20K for the circuit. | | 2 | 2 | PSPUP | ✅ | Pull-up resistor connecting +PS_3VSB to PSPUP, correctly sized at 20K for the circuit. | </details> <details> <summary>R61 - 110-0001957 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001957) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC3 | ✅ | Pull-up resistor connecting +VCC3 to SYS_PWRGD, correctly sized at 20K for the circuit. | | 2 | 2 | SYS_PWRGD | ✅ | Pull-up resistor connecting +VCC3 to SYS_PWRGD, correctly sized at 20K for the circuit. | </details> <details> <summary>R206 - 110-0001951 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001951) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | PSGOOD | ✅ | Pull-up and RC delay resistor connecting PSGOOD to +V1P8S, correctly sized at 200K to create >100ms delay with C44. | | 2 | 2 | +V1P8S | ✅ | Pull-up and RC delay resistor connecting PSGOOD to +V1P8S, correctly sized at 200K to create >100ms delay with C44. | </details> <details> <summary>R125 - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC | ✅ | Pull-up resistor connecting +VCC to 1P8V_EN, correctly sized at 4.7K for the circuit. | | 2 | 2 | 1P8V_EN | ✅ | Pull-up resistor connecting +VCC to 1P8V_EN, correctly sized at 4.7K for the circuit. | </details> <details> <summary>R126 - 110-0002058 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +5VSB | ✅ | Pull-up resistor connecting +5VSB to 1P5V_EN_B, correctly sized at 4.7K for the circuit. | | 2 | 2 | 1P5V_EN_B | ✅ | Pull-up resistor connecting +5VSB to 1P5V_EN_B, correctly sized at 4.7K for the circuit. | </details> <details> <summary>Q3 - 132-0004425 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.mccsemi.com/pdf/Products/MMBT3904%28SOT-23%29.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/132-0004425) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | E1 | GND | ✅ | Emitter of first NPN transistor correctly connected to ground. | | 2 | B1 | 1P35V_PWG | ✅ | Base of first NPN transistor correctly connected to 1P35V_PWG power good signal for sequencing control. | | 3 | C2 | 1P8V_EN | ✅ | Collector of second NPN transistor correctly connected to 1P8V_EN output with pull-up resistor. | | 4 | E2 | GND | ✅ | Emitter of second NPN transistor correctly connected to ground. | | 5 | B2 | 1P5V_EN_B | ✅ | Base of second NPN transistor correctly connected to 1P5V_EN_B signal for switching control. | | 6 | C1 | 1P5V_EN_B | ✅ | Collector of first NPN transistor correctly connected to 1P5V_EN_B, creating an inverter stage that drives the second transistor. | </details> <details> <summary>Q1 - 132-0004425 ✅</summary> DRCY found no issues in this component 🎉 📄 [DRCY referred to this Datasheet for this component.](https://www.mccsemi.com/pdf/Products/MMBT3904%28SOT-23%29.pdf) [📤 Replace a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/132-0004425) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | E1 | GND | ✅ | Emitter of first NPN transistor correctly connected to ground. | | 2 | B1 | PSGOOD | ✅ | Base of first NPN transistor correctly connected to PSGOOD signal for switching control. | | 3 | C2 | SYS_PWRGD | ✅ | Collector of second NPN transistor correctly connected to SYS_PWRGD output with pull-up resistor. | | 4 | E2 | GND | ✅ | Emitter of second NPN transistor correctly connected to ground. | | 5 | B2 | PSPUP | ✅ | Base of second NPN transistor correctly connected to PSPUP signal for switching control. | | 6 | C1 | PSPUP | ✅ | Collector of first NPN transistor correctly connected to PSPUP, creating an inverter stage that drives the second transistor. | </details> <details> <summary>D11 - 130-0004403 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/130-0004403) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +V1P0A_PWRGD | ✅ | Anode 1 of dual Schottky diode correctly connected to +V1P0A_PWRGD for OR gate function. | | 2 | 2 | SLP_S3_L | ✅ | Anode 2 of dual Schottky diode correctly connected to SLP_S3_L for OR gate function. | | 3 | 3 | PSGOOD | ✅ | Common cathode of dual Schottky diode correctly connected to PSGOOD output, implementing wired-OR logic. | </details> <details> <summary>FB7 - 110-0002124 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002124) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | +VCC3 | ✅ | Pin 1 connects to the +VCC3 net, serving as one terminal of a 0-ohm jumper that links the main 3V supply to the standby supply. | | 2 | 2 | +VCC3S | ✅ | Pin 2 connects to the +VCC3S net, serving as the other terminal of the 0-ohm jumper that supplies 43mA to the CPU standby rail. | </details> <details> <summary>R306 - 110-0001853 ✅</summary> DRCY found no issues in this component 🎉 ⚠️ DRCY couldn't retrieve a Datasheet for this component. [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) | Pin Designator | Pin Name | Net | Correct? | Analysis | |---------------:|----------|-----|:--------:|----------| | 1 | 1 | VCORE_GFX_PG | ✅ | Pin 1 connects to VCORE_GFX_PG, which is a power good signal from the graphics core voltage regulator. This signal is used to enable the 1.0V LDO regulator U38 through the 0-ohm jumper R306. | | 2 | 2 | 1P0V_EN | ✅ | Pin 2 connects to 1P0V_EN, which is the enable input for U38, a 5A LDO regulator that generates the +V1P0S rail. This creates a power sequencing dependency where the 1.0V rail is enabled only after the graphics core voltage is stable. | </details> </details> <details> <summary>📤 Upload Missing Datasheets</summary> DRCY was unable to find datasheets for the following components. You can upload datasheets to your repository to use them in future reviews. - **R121, R122, R127, R128, R129, R130, R151, R192, R216, R22, R243, R261, R306, R353, R354, R48, R5, R51, R72, R73, R74, R809** (110-0001853): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) - **R147, R50** (110-0001859): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001859) - **R116, R118, R120, R123, R13, R14, R163, R164, R165, R183, R189, R190, R191, R2, R209, R210, R211, R219, R220, R221, R260, R266, R267, R268, R28, R29, R30, R319, R400, R706, R71** (110-0001875): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001875) - **R134, R15, R16, R17, R186, R187, R208, R233, R234, R259, R401, R6, R7** (110-0001923): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001923) - **R206, R812** (110-0001951): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001951) - **R3** (110-0001954): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001954) - **R60, R61** (110-0001957): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001957) - **R179** (110-0001960): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001960) - **R11, R12, R269, R270** (110-0001967): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001967) - **R140, R327** (110-0001971): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001971) - **R171, R172, R52** (110-0001984): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001984) - **R819** (110-0002000): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002000) - **R136** (110-0002029): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002029) - **R125, R126, R144, R149, R23, R310, R32, R325, R326, R33** (110-0002058): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) - **R21** (110-0002078): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002078) - **FB7, R152, R222, R265, R275, R818** (110-0002124): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002124) - **R150, R24** (110-0002560): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002560) - **R153** (110-0002726): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002726) - **R240, R241, R242, R258** (110-0003059): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0003059) - **R34** (110-0003781): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0003781) - **R298** (110-0004467): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004467) - **R185, R77** (110-0004472): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004472) - **R255** (110-0004474): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004474) - **R218, R239** (110-0004476): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004476) - **R212** (110-0004478): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004478) - **R25** (110-0004490): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004490) - **R35** (110-0004494): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004494) - **R135** (110-0004498): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0004498) - **R832, R833, R834, R835** (1120-0003): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0003) - **R837, R838, R839** (1120-0010): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0010) - **R815, R820, R821, R822, R823, R824, R825, R826, R827, R828, R830, R831** (1120-0011): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0011) - **R836** (1120-0018): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0018) - **R320** (1120-0022): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0022) - **R801, R802, R803, R804, R805, R806, R807, R808** (1120-0119): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0119) - **R816** (1120-0149): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0149) - **R814** (1120-0187): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0187) - **R843, R844** (1120-0203): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0203) - **R817** (1120-0267): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0267) - **R848** (1120-0359): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0359) - **R840, R841, R842** (1121-0001): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1121-0001) - **R853** (1130-0011): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1130-0011) - **C10, C11, C12, C13, C177, C178, C179, C180** (123-0001038): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001038) - **C1, C155, C165, C17, C191, C192, C205, C206, C207, C208, C309, C375, C383, C5** (123-0001056): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001056) - **C160, C2** (123-0001066): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001066) - **C374** (123-0001076): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001076) - **C252, C253** (123-0001107): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001107) - **C157** (123-0001144): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001144) - **C103, C91** (123-0001176): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0001176) - **C148** (123-0004408): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0004408) - **C16** (123-0004415): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0004415) - **C331** (123-0004462): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0004462) - **C76, C77, C87** (123-0005035): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/123-0005035) - **L11** (125-0004454): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/125-0004454) - **L3** (125-0004501): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/125-0004501) - **FB3** (126-0001423): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/126-0001423) - **FB4, FB5, L5, L6** (126-0004457): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/126-0004457) - **D11** (130-0004403): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/130-0004403) - **U38** (140-0004525): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004525) - **U21, U24** (140-0004526): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004526) - **Y1** (145-0004789): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/145-0004789) - **X1, Y2** (145-0004792): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/145-0004792) - **P1** (158-0004513): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/158-0004513) - **J10** (158-0004534): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/158-0004534) - **C429, C430, C431** (2220-0039): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2220-0039) - **C382** (2220-0047): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2220-0047) - **C425** (2221-0017): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2221-0017) - **C428** (2222-0014): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2222-0014) - **C400, C401, C402, C403, C404, C405, C406, C407, C408, C409, C410, C411, C412, C413, C414, C415, C416, C417, C418, C426, C427** (2222-0016): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2222-0016) - **C360, C419, C420, C421, C422, C423, C424** (2232-0012): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2232-0012) - **C161** (2267-0004): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/2267-0004) - **J6, J7** (258-0002513): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0002513) - **USB1** (258-0004503): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0004503) - **J2** (258-0004524): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0004524) - **J1** (258-0004612): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0004612) - **J4** (258-0004869): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0004869) - **JP1** (258-0005019): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/258-0005019) - **FB12** (3044-0010): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3044-0010) - **FB13** (3044-0012): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3044-0012) - **L8** (3120-0183): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3120-0183) - **L18, L4** (3120-0266): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3120-0266) - **CHOKE1, CHOKE2, CHOKE3, CHOKE4, L14, L15, L16, L17** (3142-0014): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3142-0014) - **J11** (3362-0042): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3362-0042) - **J8** (3430-0212): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3430-0212) - **BH1** (353-0003073): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/353-0003073) - **FL1** (3750-0010): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3750-0010) - **SW1** (3770-0026): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3770-0026) - **TH1, TH2, TH3, TH4** (3880-0004): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/3880-0004) - **U26** (4148-0141): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4148-0141) - **U5, U6** (4327-0009): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4327-0009) - **D1, D2** (4560-0045): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4560-0045) - **D13** (4620-0026): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4620-0026) - **TP11, TP12** (999-0000002): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/999-0000002) - **TP1, TP17, TP18, TP2** (999-0000003): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/999-0000003) - **SP1, SP2, SP3, SP4** (999-0000005): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/999-0000005) - **D3, D4, D6** (BAT54A-S): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAT54A-S) - **D10, D5, D8** (BAT754C): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAT754C) - **Q2, Q9** (BAV99-7-F-S-X): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BAV99-7-F-S-X) - **L1, L2** (BKP2125HS221-T): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/BKP2125HS221-T) - **U33** (M24C02-WMN6TP-X): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/M24C02-WMN6TP-X) - **U25** (NCP81109GMNTXG): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NCP81109GMNTXG) - **U35** (NCT3012S-X): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NCT3012S-X) - **U18** (NTB0104GU12): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTB0104GU12) - **U4, U7** (NTS0102GT): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0102GT) - **U10, U14, U15, U16, U17, U19** (NTS0104GU12): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/NTS0104GU12) - **P2** (SCHA5B0200): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/SCHA5B0200) - **U29** (TPD4USB30): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/TPD4USB30) - **U42** (WGI210AT): [📤 Upload a datasheet](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/WGI210AT) </details> Note: DRCY uses AI. Please verify the outputs.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[🚨 Error] Component R38, pins 1, 2: 150Ω resistor incorrectly configured as a pull-down on the VGA DDC data line (CRT_DAT). Pin 1 connects to CRT_DAT (VGA_DDCDATA from CPU1 pin BC2) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.

Pin 1 is connected to net CRT_DAT (from schematic)
Pin 2 is connected to GND (from schematic)
Net CRT_DAT connects to CPU1 pin BC2 (VGA_DDCDATA) (from schematic)
This creates a 150Ω pull-down resistor configuration from the DDC data line to ground (reasoning)
VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning)
I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning)
Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning)
Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning)
The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning)
R38 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning)
The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)

All affected pins

Component CPU1, pins `BC1, BC2`: VGA_DDCCLK and VGA_DDCDATA are DDC (I2C) pins for VGA monitor communication. Each is connected through a 150 ohm resistor to ground. This configuration is incorrect for I2C signaling, which requires pull-up resistors (typically 1K-10K ohms to the I2C voltage rail), not pull-down resistors to ground.

Pin BC1 is VGA_DDCCLK (DDC clock) (from schematic)
Pin BC2 is VGA_DDCDATA (DDC data) (from schematic)
Pin BC1 connects to net CRT_CLK which connects to R39 pin 1, a 150 ohm resistor (from schematic)
Pin BC2 connects to net CRT_DAT which connects to R38 pin 1, a 150 ohm resistor (from schematic)
R39 and R38 both have pin 2 connected to GND (from schematic)
DDC (Display Data Channel) is an I2C-based interface for monitor communication (reasoning)
I2C uses open-drain signaling which requires pull-up resistors to function properly (reasoning)
Pull-up resistors for I2C are typically in the 1K-10K ohm range connected to the I2C voltage rail (reasoning)
A 150 ohm resistor to ground creates a very low impedance path that will prevent proper I2C signaling (reasoning)
The open-drain drivers cannot pull the line high against a 150 ohm pull-down to ground (reasoning)
These are not proper termination resistors, as I2C termination (when needed) uses series resistors in the signal path, not shunt resistors to ground (reasoning)
The resistors should be changed to pull-ups (connected to the appropriate I2C voltage rail) or removed if external pull-ups are present elsewhere (reasoning)

Component R38, pins `1, 2`: 150Ω resistor incorrectly configured as a pull-down on the VGA DDC data line (CRT_DAT). Pin 1 connects to CRT_DAT (VGA_DDCDATA from CPU1 pin BC2) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.

Pin 1 is connected to net CRT_DAT (from schematic)
Pin 2 is connected to GND (from schematic)
Net CRT_DAT connects to CPU1 pin BC2 (VGA_DDCDATA) (from schematic)
This creates a 150Ω pull-down resistor configuration from the DDC data line to ground (reasoning)
VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning)
I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning)
Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning)
Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning)
The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning)
R38 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning)
The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)

Component R39, pins `1, 2`: 150Ω resistor incorrectly configured as a pull-down on the VGA DDC clock line (CRT_CLK). Pin 1 connects to CRT_CLK (VGA_DDCCLK from CPU1 pin BC1) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.

Pin 1 is connected to net CRT_CLK (from schematic)
Pin 2 is connected to GND (from schematic)
Net CRT_CLK connects to CPU1 pin BC1 (VGA_DDCCLK) (from schematic)
This creates a 150Ω pull-down resistor configuration from the DDC clock line to ground (reasoning)
VGA DDC is based on I2C protocol which uses open-drain outputs (reasoning)
I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven (reasoning)
Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground (reasoning)
Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply (reasoning)
The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up (reasoning)
R39 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND (reasoning)
The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation (reasoning)

Datasheets: 📄 CPU1

_{Replace a datasheet: 📤 CPU1}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[🚨 Error] **Component `R38`, pins `1, 2`: 150Ω resistor incorrectly configured as a pull-down on the VGA DDC data line (CRT_DAT). Pin 1 connects to CRT_DAT (VGA_DDCDATA from CPU1 pin BC2) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="68.52,40.96,76.93,48.46" aspect-ratio="1.29" } - Pin 1 is connected to net CRT_DAT *(from schematic)* - Pin 2 is connected to GND *(from schematic)* - Net CRT_DAT connects to CPU1 pin BC2 (VGA_DDCDATA) *(from schematic)* - This creates a 150Ω pull-down resistor configuration from the DDC data line to ground *(reasoning)* - VGA DDC is based on I2C protocol which uses open-drain outputs *(reasoning)* - I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven *(reasoning)* - Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground *(reasoning)* - Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply *(reasoning)* - The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up *(reasoning)* - R38 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND *(reasoning)* - The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation *(reasoning)* <details> <summary>All affected pins</summary> <details> <summary>Component <code>CPU1</code>, pins `BC1, BC2`: VGA_DDCCLK and VGA_DDCDATA are DDC (I2C) pins for VGA monitor communication. Each is connected through a 150 ohm resistor to ground. This configuration is incorrect for I2C signaling, which requires pull-up resistors (typically 1K-10K ohms to the I2C voltage rail), not pull-down resistors to ground.</summary> - Pin BC1 is VGA_DDCCLK (DDC clock) *(from schematic)* - Pin BC2 is VGA_DDCDATA (DDC data) *(from schematic)* - Pin BC1 connects to net CRT_CLK which connects to R39 pin 1, a 150 ohm resistor *(from schematic)* - Pin BC2 connects to net CRT_DAT which connects to R38 pin 1, a 150 ohm resistor *(from schematic)* - R39 and R38 both have pin 2 connected to GND *(from schematic)* - DDC (Display Data Channel) is an I2C-based interface for monitor communication *(reasoning)* - I2C uses open-drain signaling which requires pull-up resistors to function properly *(reasoning)* - Pull-up resistors for I2C are typically in the 1K-10K ohm range connected to the I2C voltage rail *(reasoning)* - A 150 ohm resistor to ground creates a very low impedance path that will prevent proper I2C signaling *(reasoning)* - The open-drain drivers cannot pull the line high against a 150 ohm pull-down to ground *(reasoning)* - These are not proper termination resistors, as I2C termination (when needed) uses series resistors in the signal path, not shunt resistors to ground *(reasoning)* - The resistors should be changed to pull-ups (connected to the appropriate I2C voltage rail) or removed if external pull-ups are present elsewhere *(reasoning)* </details> <details> <summary>Component <code>R38</code>, pins `1, 2`: 150Ω resistor incorrectly configured as a pull-down on the VGA DDC data line (CRT_DAT). Pin 1 connects to CRT_DAT (VGA_DDCDATA from CPU1 pin BC2) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.</summary> - Pin 1 is connected to net CRT_DAT *(from schematic)* - Pin 2 is connected to GND *(from schematic)* - Net CRT_DAT connects to CPU1 pin BC2 (VGA_DDCDATA) *(from schematic)* - This creates a 150Ω pull-down resistor configuration from the DDC data line to ground *(reasoning)* - VGA DDC is based on I2C protocol which uses open-drain outputs *(reasoning)* - I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven *(reasoning)* - Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground *(reasoning)* - Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply *(reasoning)* - The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up *(reasoning)* - R38 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND *(reasoning)* - The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation *(reasoning)* </details> <details> <summary>Component <code>R39</code>, pins `1, 2`: 150Ω resistor incorrectly configured as a pull-down on the VGA DDC clock line (CRT_CLK). Pin 1 connects to CRT_CLK (VGA_DDCCLK from CPU1 pin BC1) and pin 2 connects to GND. DDC requires pull-up resistors for proper I2C operation, not pull-down resistors.</summary> - Pin 1 is connected to net CRT_CLK *(from schematic)* - Pin 2 is connected to GND *(from schematic)* - Net CRT_CLK connects to CPU1 pin BC1 (VGA_DDCCLK) *(from schematic)* - This creates a 150Ω pull-down resistor configuration from the DDC clock line to ground *(reasoning)* - VGA DDC is based on I2C protocol which uses open-drain outputs *(reasoning)* - I2C requires pull-up resistors to allow the bus to be pulled high when not actively driven *(reasoning)* - Pull-down resistors prevent proper I2C communication by constantly pulling the bus toward ground *(reasoning)* - Standard DDC2B specification requires pull-up resistors, typically 2.2kΩ to 10kΩ, connected to 3.3V or 5V supply *(reasoning)* - The 150Ω value is also too low and would create excessive loading on the I2C bus even if it were a pull-up *(reasoning)* - R39 should be reconfigured with pin 2 connected to an appropriate voltage rail (3.3V or 5V) instead of GND *(reasoning)* - The resistor value should be changed to the 2.2kΩ to 10kΩ range for proper DDC operation *(reasoning)* </details> </details> Datasheets: [📄 CPU1](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) Replace a datasheet: [📤 CPU1](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[🚨 Error] Component CPU1, pins AK12, AK13: DDI0_RCOMP pins are swapped. Pin AK13 (with overline notation indicating negative) connects to net DDI_RCOMP_P, while pin AK12 (labeled DDI0_RCOMP_P for positive) connects to net DDI_RCOMP_N. The 402 ohm resistor value is correct per datasheet requirements, but the net assignments are reversed relative to the pin definitions.

Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative side of the differential compensation pair (from schematic)
Pin AK12 is named DDI0_RCOMP_P indicating the positive side of the differential compensation pair (from schematic)
Pin AK13 connects to net DDI_RCOMP_P in the schematic (from schematic)
Pin AK12 connects to net DDI_RCOMP_N in the schematic (from schematic)
R217 is a 402 ohm, 1%, 1/4W resistor connected between nets DDI_RCOMP_P and DDI_RCOMP_N (from schematic)
The datasheet specifies an external precision resistor of 402Ω ±1% required between DDI_RCOMP_P and DDI_RCOMP_N for pre-driver slew rate compensation (from datasheet 140-0004628)
The resistor value and tolerance match the datasheet requirement (reasoning)
Unicode combining overlines in pin names indicate active-low signals or the negative side of differential pairs (reasoning)
The net assignments are swapped: pin AK13 (negative) should connect to DDI_RCOMP_N, and pin AK12 (positive) should connect to DDI_RCOMP_P (reasoning)
While a resistor is non-polarized and will function electrically, the schematic documentation is incorrect with nets mislabeled relative to pin definitions (reasoning)
This violates the principle of matching pin names to net names and could cause confusion or issues if there is any asymmetry in the compensation circuit (reasoning)

_{Replace a datasheet: 📤 CPU1}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[🚨 Error] **Component `CPU1`, pins `AK12, AK13`: DDI0_RCOMP pins are swapped. Pin AK13 (with overline notation indicating negative) connects to net DDI_RCOMP_P, while pin AK12 (labeled DDI0_RCOMP_P for positive) connects to net DDI_RCOMP_N. The 402 ohm resistor value is correct per datasheet requirements, but the net assignments are reversed relative to the pin definitions.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="c6d51d1759888fc83971" diff-visibility="full" variant="default" view-coords="38.07,30.96,45.57,39.05" aspect-ratio="1.29" } - Pin AK13 is named D̅D̅I̅0̅_̅R̅C̅O̅M̅P̅ with overline notation indicating the negative side of the differential compensation pair *(from schematic)* - Pin AK12 is named DDI0_RCOMP_P indicating the positive side of the differential compensation pair *(from schematic)* - Pin AK13 connects to net DDI_RCOMP_P in the schematic *(from schematic)* - Pin AK12 connects to net DDI_RCOMP_N in the schematic *(from schematic)* - R217 is a 402 ohm, 1%, 1/4W resistor connected between nets DDI_RCOMP_P and DDI_RCOMP_N *(from schematic)* - The datasheet specifies an external precision resistor of 402Ω ±1% required between DDI_RCOMP_P and DDI_RCOMP_N for pre-driver slew rate compensation *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf>))* - The resistor value and tolerance match the datasheet requirement *(reasoning)* - Unicode combining overlines in pin names indicate active-low signals or the negative side of differential pairs *(reasoning)* - The net assignments are swapped: pin AK13 (negative) should connect to DDI_RCOMP_N, and pin AK12 (positive) should connect to DDI_RCOMP_P *(reasoning)* - While a resistor is non-polarized and will function electrically, the schematic documentation is incorrect with nets mislabeled relative to pin definitions *(reasoning)* - This violates the principle of matching pin names to net names and could cause confusion or issues if there is any asymmetry in the compensation circuit *(reasoning)* Replace a datasheet: [📤 CPU1](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[🚨 Error] Component R354, pins 1, 2: This 0 ohm resistor connects SD3_WP (write protect) to SD3_CD# (card detect), tying together two functionally distinct SD card interface signals. This connection is unusual and likely incorrect, as write protect and card detect should typically be independent signals.

Pin 1 is connected to net SD3_WP, which connects to CPU1 pin BD5 (SD3_WP_BD5) (from schematic)
Pin 2 is connected to net SD3_CD#, which connects to CPU1 pin BC24 (SD3_CD#) (from schematic)
R354 is a 0 ohm resistor that directly connects the write protect signal to the card detect signal (from schematic)
SD3_WP (write protect) indicates whether the SD card's write protect switch is engaged, while SD3_CD# (card detect) indicates whether a card is physically present in the slot (reasoning)
These two signals serve different functions and should typically be independent in a standard SD card interface (reasoning)
Connecting WP and CD# together means when a card is detected (CD# low), WP also goes low (indicating write protected), and when no card is present (CD# high), WP goes high (not write protected), which does not make logical sense (reasoning)
A text note on the schematic states 'Bay Trail-I Different--> Pin BD5', suggesting pin BD5 may have special handling on the Bay Trail-I processor (from schematic)
The Bay Trail-I specific note about pin BD5 could indicate this connection is intentional due to processor-specific requirements, though the functional logic remains unclear (reasoning)
Without the CPU datasheet, it cannot be definitively confirmed whether this connection is required for Bay Trail-I, but standard SD card interface design would not connect these signals (reasoning)
Recommendation: Verify with the Intel Atom E3825 (Bay Trail-I) datasheet whether pin BD5 requires connection to the card detect signal, or if these signals should be separated (reasoning)

All affected pins

Component CPU1, pins `BC24, BD5`: SD3_CD# (card detect) and SD3_WP (write protect) are incorrectly shorted together via R354 (0Ω). These signals serve fundamentally different purposes and must remain independent for proper SD card interface operation.

Pin BC24 (SD3_CD#) connects to net SD3_CD# (from schematic)
Pin BD5 (SD3_WP_BD5) connects to net SD3_WP (from schematic)
R354 (0Ω resistor, part 110-0001853) connects SD3_WP to SD3_CD#, electrically shorting these two signals together (from schematic)
R354 has PLACE attribute set (not DNI), indicating it is intended to be populated (from schematic)
A schematic note states 'Bay Trail-I Different---> Pin BD5', suggesting pin BD5 may have special characteristics in this processor variant (from schematic)
SD3_CD# is the SD card 3 card detect input (active low), which indicates whether a card is physically inserted in the slot (from datasheet 140-0004628)
SD3_WP is the SD card 3 write protect input, which indicates whether the card's write protect switch is engaged (from datasheet 140-0004628)
Card detect and write protect are separate mechanical switches on SD card connectors that serve distinct purposes: card detect indicates card presence, while write protect indicates whether the card should be read-only (reasoning)
Shorting these signals together prevents the system from distinguishing between card insertion status and write protection status, as both signals will always have the same state (reasoning)
With this connection, whenever a card is detected (SD3_CD# pulled low by card insertion), the write protect signal is also pulled low, incorrectly indicating the card is write-protected regardless of the actual write protect switch position (reasoning)
The processor provides separate pins for these functions, indicating they are designed to operate independently (reasoning)
If write protect functionality is not needed, the correct approach would be to pull SD3_WP to the appropriate logic level (typically high to indicate 'not write protected') or leave it unconnected, not tie it to the card detect signal (reasoning)
The 'Bay Trail-I Different' note may indicate special handling requirements for pin BD5 in this processor variant, but this does not justify shorting functionally independent signals together (reasoning)
R354 should be removed (DNI) and the SD3_WP signal should either be pulled high (if write protect is not used) or connected to the actual write protect switch on the SD card connector (if write protect functionality is desired) (reasoning)

Component R354, pins `1, 2`: This 0 ohm resistor connects SD3_WP (write protect) to SD3_CD# (card detect), tying together two functionally distinct SD card interface signals. This connection is unusual and likely incorrect, as write protect and card detect should typically be independent signals.

Pin 1 is connected to net SD3_WP, which connects to CPU1 pin BD5 (SD3_WP_BD5) (from schematic)
Pin 2 is connected to net SD3_CD#, which connects to CPU1 pin BC24 (SD3_CD#) (from schematic)
R354 is a 0 ohm resistor that directly connects the write protect signal to the card detect signal (from schematic)
SD3_WP (write protect) indicates whether the SD card's write protect switch is engaged, while SD3_CD# (card detect) indicates whether a card is physically present in the slot (reasoning)
These two signals serve different functions and should typically be independent in a standard SD card interface (reasoning)
Connecting WP and CD# together means when a card is detected (CD# low), WP also goes low (indicating write protected), and when no card is present (CD# high), WP goes high (not write protected), which does not make logical sense (reasoning)
A text note on the schematic states 'Bay Trail-I Different--> Pin BD5', suggesting pin BD5 may have special handling on the Bay Trail-I processor (from schematic)
The Bay Trail-I specific note about pin BD5 could indicate this connection is intentional due to processor-specific requirements, though the functional logic remains unclear (reasoning)
Without the CPU datasheet, it cannot be definitively confirmed whether this connection is required for Bay Trail-I, but standard SD card interface design would not connect these signals (reasoning)
Recommendation: Verify with the Intel Atom E3825 (Bay Trail-I) datasheet whether pin BD5 requires connection to the card detect signal, or if these signals should be separated (reasoning)

Datasheets: 📄 CPU1

_{Upload/replace a datasheet: 📤 CPU1 📤 R354}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[🚨 Error] **Component `R354`, pins `1, 2`: This 0 ohm resistor connects SD3_WP (write protect) to SD3_CD# (card detect), tying together two functionally distinct SD card interface signals. This connection is unusual and likely incorrect, as write protect and card detect should typically be independent signals.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="be0367a8ed73ec923161" diff-visibility="full" variant="default" view-coords="38.52,43.90,46.93,51.40" aspect-ratio="1.29" } - Pin 1 is connected to net SD3_WP, which connects to CPU1 pin BD5 (SD3_WP_BD5) *(from schematic)* - Pin 2 is connected to net SD3_CD#, which connects to CPU1 pin BC24 (SD3_CD#) *(from schematic)* - R354 is a 0 ohm resistor that directly connects the write protect signal to the card detect signal *(from schematic)* - SD3_WP (write protect) indicates whether the SD card's write protect switch is engaged, while SD3_CD# (card detect) indicates whether a card is physically present in the slot *(reasoning)* - These two signals serve different functions and should typically be independent in a standard SD card interface *(reasoning)* - Connecting WP and CD# together means when a card is detected (CD# low), WP also goes low (indicating write protected), and when no card is present (CD# high), WP goes high (not write protected), which does not make logical sense *(reasoning)* - A text note on the schematic states 'Bay Trail-I Different--&gt; Pin BD5', suggesting pin BD5 may have special handling on the Bay Trail-I processor *(from schematic)* - The Bay Trail-I specific note about pin BD5 could indicate this connection is intentional due to processor-specific requirements, though the functional logic remains unclear *(reasoning)* - Without the CPU datasheet, it cannot be definitively confirmed whether this connection is required for Bay Trail-I, but standard SD card interface design would not connect these signals *(reasoning)* - Recommendation: Verify with the Intel Atom E3825 (Bay Trail-I) datasheet whether pin BD5 requires connection to the card detect signal, or if these signals should be separated *(reasoning)* <details> <summary>All affected pins</summary> <details> <summary>Component <code>CPU1</code>, pins `BC24, BD5`: SD3_CD# (card detect) and SD3_WP (write protect) are incorrectly shorted together via R354 (0Ω). These signals serve fundamentally different purposes and must remain independent for proper SD card interface operation.</summary> - Pin BC24 (SD3_CD#) connects to net SD3_CD# *(from schematic)* - Pin BD5 (SD3_WP_BD5) connects to net SD3_WP *(from schematic)* - R354 (0Ω resistor, part 110-0001853) connects SD3_WP to SD3_CD#, electrically shorting these two signals together *(from schematic)* - R354 has PLACE attribute set (not DNI), indicating it is intended to be populated *(from schematic)* - A schematic note states 'Bay Trail-I Different---> Pin BD5', suggesting pin BD5 may have special characteristics in this processor variant *(from schematic)* - SD3_CD# is the SD card 3 card detect input (active low), which indicates whether a card is physically inserted in the slot *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf>))* - SD3_WP is the SD card 3 write protect input, which indicates whether the card's write protect switch is engaged *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf>))* - Card detect and write protect are separate mechanical switches on SD card connectors that serve distinct purposes: card detect indicates card presence, while write protect indicates whether the card should be read-only *(reasoning)* - Shorting these signals together prevents the system from distinguishing between card insertion status and write protection status, as both signals will always have the same state *(reasoning)* - With this connection, whenever a card is detected (SD3_CD# pulled low by card insertion), the write protect signal is also pulled low, incorrectly indicating the card is write-protected regardless of the actual write protect switch position *(reasoning)* - The processor provides separate pins for these functions, indicating they are designed to operate independently *(reasoning)* - If write protect functionality is not needed, the correct approach would be to pull SD3_WP to the appropriate logic level (typically high to indicate 'not write protected') or leave it unconnected, not tie it to the card detect signal *(reasoning)* - The 'Bay Trail-I Different' note may indicate special handling requirements for pin BD5 in this processor variant, but this does not justify shorting functionally independent signals together *(reasoning)* - R354 should be removed (DNI) and the SD3_WP signal should either be pulled high (if write protect is not used) or connected to the actual write protect switch on the SD card connector (if write protect functionality is desired) *(reasoning)* </details> <details> <summary>Component <code>R354</code>, pins `1, 2`: This 0 ohm resistor connects SD3_WP (write protect) to SD3_CD# (card detect), tying together two functionally distinct SD card interface signals. This connection is unusual and likely incorrect, as write protect and card detect should typically be independent signals.</summary> - Pin 1 is connected to net SD3_WP, which connects to CPU1 pin BD5 (SD3_WP_BD5) *(from schematic)* - Pin 2 is connected to net SD3_CD#, which connects to CPU1 pin BC24 (SD3_CD#) *(from schematic)* - R354 is a 0 ohm resistor that directly connects the write protect signal to the card detect signal *(from schematic)* - SD3_WP (write protect) indicates whether the SD card's write protect switch is engaged, while SD3_CD# (card detect) indicates whether a card is physically present in the slot *(reasoning)* - These two signals serve different functions and should typically be independent in a standard SD card interface *(reasoning)* - Connecting WP and CD# together means when a card is detected (CD# low), WP also goes low (indicating write protected), and when no card is present (CD# high), WP goes high (not write protected), which does not make logical sense *(reasoning)* - A text note on the schematic states 'Bay Trail-I Different--&gt; Pin BD5', suggesting pin BD5 may have special handling on the Bay Trail-I processor *(from schematic)* - The Bay Trail-I specific note about pin BD5 could indicate this connection is intentional due to processor-specific requirements, though the functional logic remains unclear *(reasoning)* - Without the CPU datasheet, it cannot be definitively confirmed whether this connection is required for Bay Trail-I, but standard SD card interface design would not connect these signals *(reasoning)* - Recommendation: Verify with the Intel Atom E3825 (Bay Trail-I) datasheet whether pin BD5 requires connection to the card detect signal, or if these signals should be separated *(reasoning)* </details> </details> Datasheets: [📄 CPU1](https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf) Upload/replace a datasheet: [📤 CPU1](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) [📤 R354](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0001853) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[🚨 Error] Component CPU1, pins AC32, Y32, AA33, AF33, AG33, AG35, U33, U35, V33: CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.

These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V (from datasheet 140-0004628, page 213)
All nine pins are connected to the +V1P0S net which provides 1.0V (from schematic)
The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins (from datasheet 140-0004628, page 117)
The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) (reasoning)
The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V (reasoning)
The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains (from datasheet 140-0004628, page 213)
V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements (from datasheet 140-0004628, page 117)
Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name (from schematic)
Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins (from schematic)
Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling (from schematic)
Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance (reasoning)
These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) (reasoning)

_{Replace a datasheet: 📤 CPU1}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[🚨 Error] **Component `CPU1`, pins `AC32, Y32, AA33, AF33, AG33, AG35, U33, U35, V33`: CORE_V1P05_S3 pins are connected to +V1P0S (1.0V) but should be connected to a 1.05V rail per datasheet specifications. The voltage is outside the acceptable tolerance range.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="863828d80a4e9158f8a5" diff-visibility="full" variant="default" view-coords="36.71,28.61,61.48,49.63" aspect-ratio="1.29" } - These pins are named CORE_V1P05_S3 in the datasheet, indicating they require 1.05V *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213>), page 213)* - All nine pins are connected to the +V1P0S net which provides 1.0V *(from schematic)* - The datasheet specifies V1P05S Supply Voltage as 1.05V with DC tolerance of ±2% and AC tolerance of ±3%, maximum current 1.3A, explicitly for CORE_V1P05_S3 pins *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117>), page 117)* - The acceptable voltage range for V1P05S is 1.029V to 1.071V (±2% DC tolerance) *(reasoning)* - The +V1P0S rail provides 1.0V which is 29mV below the minimum acceptable voltage of 1.029V *(reasoning)* - The datasheet distinguishes between CORE_VCC_S3 pins (VID-programmable, 0.40V to 1.0V range) and CORE_V1P05_S3 pins (fixed 1.05V supply), indicating these are separate power domains *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=213>), page 213)* - V1P0S and V1P05S are specified as separate power rails in the datasheet with different voltage requirements *(from datasheet [140-0004628](<https://staging.allspice.dev/AI-Evals/E2E-Turbot/raw/commit/564f8bc8a96ab155b152672cc069679d467e084d/.allspice/datasheets/140-0004628/atom_e3800_family_datasheet-1522396.pdf#page=117>), page 117)* - Text notes on the schematic reference 'VCC_CORE_V1P05' which suggests 1.05V, creating a contradiction with the +V1P0S net name *(from schematic)* - Multiple 1uF decoupling capacitors (C183, C220, C194, C245, C199, C255, C263, C223, C181, C222, C274, C171, C182, C200, C193, C261, C195, C254) are connected between +V1P0S and GND for these pins *(from schematic)* - Text notes indicate placement requirements 'Place close to Pin AC32,Y32' for optimal decoupling *(from schematic)* - Operating the core at 5% below specified voltage (1.0V vs 1.05V) could cause functionality issues, timing violations, or reduced performance *(reasoning)* - These pins should be connected to a dedicated 1.05V power rail (V1P05S) instead of the 1.0V rail (V1P0S) *(reasoning)* Replace a datasheet: [📤 CPU1](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/140-0004628) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[🚨 Error] Component R21, pins 1, 2: R21 is configured as a 51 ohm pull-up resistor between the +V1P8A power rail (pin 1) and the XDP_H_TDO signal (pin 2). This configuration is incorrect for a JTAG TDO output signal. The 51 ohm value would draw excessive current (~35mA) when TDO is driven low, potentially damaging the output driver and causing signal integrity issues. TDO is an output signal that typically should not have a pull-up resistor, or if required, should use a weak pull-up (4.7k-10k ohms). The 51 ohm value is characteristic of series termination resistors, not pull-ups, suggesting this may be a design or connection error.

Pin 1 of R21 is connected to the +V1P8A power rail (1.8V) (from schematic)
Pin 2 of R21 is connected to net XDP_H_TDO (from schematic)
XDP_H_TDO connects to expansion connector J10 pin 57 (from schematic)
R21 has a resistance value of 51 ohms (51R0) (from schematic)
R21 is rated at 1/10W (100mW) power dissipation (from schematic)
This configuration creates a pull-up resistor from XDP_H_TDO to the +V1P8A power rail (reasoning)
XDP_H_TDO is a JTAG Test Data Out signal based on the naming convention and associated signals (XDP_H_TCK, XDP_H_TMS, XDP_H_TDI, XDP_H_TRSTB) visible in the schematic (reasoning)
TDO is an output signal from the device under test in JTAG and debug interfaces (reasoning)
A 51 ohm pull-up would draw approximately 35mA when TDO is driven low (1.8V / 51Ω = 35mA) (reasoning)
This current draw is excessive for typical digital logic outputs and could damage or overload the TDO output driver (reasoning)
The power dissipation in the resistor when TDO is low would be approximately 63mW (1.8V × 35mA), which is significant relative to the 100mW rating (reasoning)
Standard JTAG practice is to have pull-ups on input signals (TDI, TMS, TRST) but not on output signals (TDO) (reasoning)
If a pull-up is required on TDO for specific implementations, it should typically be a weak pull-up in the 4.7kΩ to 10kΩ range (reasoning)
No other XDP signals visible in the schematic (TDI, TMS, TCK, TRSTB) have similar pull-up resistors, making this configuration unusual (from schematic)
51 ohms is a typical value for series termination resistors used for impedance matching, not for pull-up applications (reasoning)
If series termination was intended, the resistor should be placed in series with the signal (between the source and load), not as a pull-up to power (reasoning)
Pull-up resistors on output signals can cause signal contention and increased power consumption when the output drives low (reasoning)
This configuration is likely a design error and should either be removed (DNI), replaced with a much higher value resistor (4.7k-10k ohms) if a weak pull-up is specifically required, or reconfigured as series termination if impedance matching is needed (reasoning)

_{Upload a datasheet: 📤 R21}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[🚨 Error] **Component `R21`, pins `1, 2`: R21 is configured as a 51 ohm pull-up resistor between the +V1P8A power rail (pin 1) and the XDP_H_TDO signal (pin 2). This configuration is incorrect for a JTAG TDO output signal. The 51 ohm value would draw excessive current (~35mA) when TDO is driven low, potentially damaging the output driver and causing signal integrity issues. TDO is an output signal that typically should not have a pull-up resistor, or if required, should use a weak pull-up (4.7k-10k ohms). The 51 ohm value is characteristic of series termination resistors, not pull-ups, suggesting this may be a design or connection error.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="3a073003e5413b0412d7" diff-visibility="full" variant="default" view-coords="33.07,50.37,41.94,57.87" aspect-ratio="1.29" } - Pin 1 of R21 is connected to the +V1P8A power rail (1.8V) *(from schematic)* - Pin 2 of R21 is connected to net XDP_H_TDO *(from schematic)* - XDP_H_TDO connects to expansion connector J10 pin 57 *(from schematic)* - R21 has a resistance value of 51 ohms (51R0) *(from schematic)* - R21 is rated at 1/10W (100mW) power dissipation *(from schematic)* - This configuration creates a pull-up resistor from XDP_H_TDO to the +V1P8A power rail *(reasoning)* - XDP_H_TDO is a JTAG Test Data Out signal based on the naming convention and associated signals (XDP_H_TCK, XDP_H_TMS, XDP_H_TDI, XDP_H_TRSTB) visible in the schematic *(reasoning)* - TDO is an output signal from the device under test in JTAG and debug interfaces *(reasoning)* - A 51 ohm pull-up would draw approximately 35mA when TDO is driven low (1.8V / 51Ω = 35mA) *(reasoning)* - This current draw is excessive for typical digital logic outputs and could damage or overload the TDO output driver *(reasoning)* - The power dissipation in the resistor when TDO is low would be approximately 63mW (1.8V × 35mA), which is significant relative to the 100mW rating *(reasoning)* - Standard JTAG practice is to have pull-ups on input signals (TDI, TMS, TRST) but not on output signals (TDO) *(reasoning)* - If a pull-up is required on TDO for specific implementations, it should typically be a weak pull-up in the 4.7kΩ to 10kΩ range *(reasoning)* - No other XDP signals visible in the schematic (TDI, TMS, TCK, TRSTB) have similar pull-up resistors, making this configuration unusual *(from schematic)* - 51 ohms is a typical value for series termination resistors used for impedance matching, not for pull-up applications *(reasoning)* - If series termination was intended, the resistor should be placed in series with the signal (between the source and load), not as a pull-up to power *(reasoning)* - Pull-up resistors on output signals can cause signal contention and increased power consumption when the output drives low *(reasoning)* - This configuration is likely a design error and should either be removed (DNI), replaced with a much higher value resistor (4.7k-10k ohms) if a weak pull-up is specifically required, or reconfigured as series termination if impedance matching is needed *(reasoning)* Upload a datasheet: [📤 R21](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002078) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[⚠️ Warning] Component Q105, pin D: Drain is connected to GPIO_LED_CONTROL net, creating a parallel shunt-switch topology where the MOSFET and LED D2 are both connected between GPIO_LED_CONTROL and GND. This configuration is inefficient and non-standard, wasting approximately 50mW when the LED is OFF.

Pin D is connected to net GPIO_LED_CONTROL (from schematic)
GPIO_LED_CONTROL net connects to R746 pin 2 (470Ω from +VCC), D2 anode (blue LED), Q105 drain, and C149 pin 1 (2.2uF to GND) (from schematic)
D2 cathode and Q105 source are both connected to GND, creating a parallel configuration where the LED and MOSFET are in parallel between GPIO_LED_CONTROL and GND (from schematic)
Pin D is the DRAIN terminal per the FDN327N datasheet SOT-23 pinout (pin 3) (from datasheet FDN327N, page 1)
When Q105 is OFF (gate LOW), current flows +VCC → R746 → D2 (anode to cathode) → GND, turning the LED ON with no current through Q105 (reasoning)
When Q105 is ON (gate HIGH), Q105 pulls GPIO_LED_CONTROL to near 0V through RDS(on) of 40-70mΩ, turning the LED OFF but allowing continuous current flow +VCC → R746 → Q105 → GND, wasting approximately 50mW at 5V supply (reasoning)
This parallel shunt-switch topology provides inverted control (GPIO HIGH = LED OFF, GPIO LOW = LED ON), which is non-intuitive compared to standard LED driver circuits (reasoning)
Standard LED driver topology uses series configuration: +VCC → current limiting resistor → LED anode → LED cathode → MOSFET drain → MOSFET source → GND, which eliminates power waste when LED is OFF and provides non-inverted control (reasoning)
The correct series topology would require Q105 drain to be connected to D2 cathode on a separate net, not to the GPIO_LED_CONTROL net that includes the LED anode (reasoning)
While the parallel topology may provide fail-safe operation (LED defaults to ON if GPIO fails), there is no clear design justification for the power waste and inverted control, especially since D1 on the same page uses standard series topology (reasoning)
The text annotation 'SYSTEM POWER LED - GPIO CONTROLLED' confirms this circuit is intended as a GPIO-controlled system power indicator, but does not justify the inefficient topology (from schematic)

_{Replace a datasheet: 📤 Q105}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[⚠️ Warning] **Component `Q105`, pin `D`: Drain is connected to GPIO_LED_CONTROL net, creating a parallel shunt-switch topology where the MOSFET and LED D2 are both connected between GPIO_LED_CONTROL and GND. This configuration is inefficient and non-standard, wasting approximately 50mW when the LED is OFF.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="29d21348d4ba0ba3eaf5" diff-visibility="full" variant="default" view-coords="50.34,36.84,57.84,44.34" aspect-ratio="1.29" } - Pin D is connected to net GPIO_LED_CONTROL *(from schematic)* - GPIO_LED_CONTROL net connects to R746 pin 2 (470Ω from +VCC), D2 anode (blue LED), Q105 drain, and C149 pin 1 (2.2uF to GND) *(from schematic)* - D2 cathode and Q105 source are both connected to GND, creating a parallel configuration where the LED and MOSFET are in parallel between GPIO_LED_CONTROL and GND *(from schematic)* - Pin D is the DRAIN terminal per the FDN327N datasheet SOT-23 pinout (pin 3) *(from datasheet [FDN327N](<https://www.onsemi.com/pdf/datasheet/fdn327n-d.pdf#page=1>), page 1)* - When Q105 is OFF (gate LOW), current flows +VCC → R746 → D2 (anode to cathode) → GND, turning the LED ON with no current through Q105 *(reasoning)* - When Q105 is ON (gate HIGH), Q105 pulls GPIO_LED_CONTROL to near 0V through RDS(on) of 40-70mΩ, turning the LED OFF but allowing continuous current flow +VCC → R746 → Q105 → GND, wasting approximately 50mW at 5V supply *(reasoning)* - This parallel shunt-switch topology provides inverted control (GPIO HIGH = LED OFF, GPIO LOW = LED ON), which is non-intuitive compared to standard LED driver circuits *(reasoning)* - Standard LED driver topology uses series configuration: +VCC → current limiting resistor → LED anode → LED cathode → MOSFET drain → MOSFET source → GND, which eliminates power waste when LED is OFF and provides non-inverted control *(reasoning)* - The correct series topology would require Q105 drain to be connected to D2 cathode on a separate net, not to the GPIO_LED_CONTROL net that includes the LED anode *(reasoning)* - While the parallel topology may provide fail-safe operation (LED defaults to ON if GPIO fails), there is no clear design justification for the power waste and inverted control, especially since D1 on the same page uses standard series topology *(reasoning)* - The text annotation 'SYSTEM POWER LED - GPIO CONTROLLED' confirms this circuit is intended as a GPIO-controlled system power indicator, but does not justify the inefficient topology *(from schematic)* Replace a datasheet: [📤 Q105](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/FDN327N) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[⚠️ Warning] Component R149, pin 1: Pull-up resistor connected to FP_PWRBTN signal. However, the resistor value is 4.7K but schematic notes indicate a datasheet recommends 10K.

Pin 1 is connected to net FP_PWRBTN (from schematic)
R149 is specified as 4.7K ohm (part number 110-0002058, COMPVALUE 4K70) (from schematic)
A schematic text note near R149 states 'USE 10K PU' indicating a 10K pull-up should be used (from schematic)
A second schematic text note near R149 states 'DATASHEET SAYS' indicating this is a datasheet recommendation (from schematic)
The resistor value of 4.7K does not match the noted datasheet recommendation of 10K (reasoning)
Using 4.7K instead of 10K will draw approximately 1.06mA when the button is pressed, compared to 0.5mA with 10K (reasoning)
The 4.7K value provides stronger pull-up with faster rise time and better noise immunity than 10K (reasoning)

_{Upload a datasheet: 📤 R149}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[⚠️ Warning] **Component `R149`, pin `1`: Pull-up resistor connected to FP_PWRBTN signal. However, the resistor value is 4.7K but schematic notes indicate a datasheet recommends 10K.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="29d21348d4ba0ba3eaf5" diff-visibility="full" variant="default" view-coords="26.71,15.08,34.21,22.58" aspect-ratio="1.29" } - Pin 1 is connected to net FP_PWRBTN *(from schematic)* - R149 is specified as 4.7K ohm (part number 110-0002058, COMPVALUE 4K70) *(from schematic)* - A schematic text note near R149 states 'USE 10K PU' indicating a 10K pull-up should be used *(from schematic)* - A second schematic text note near R149 states 'DATASHEET SAYS' indicating this is a datasheet recommendation *(from schematic)* - The resistor value of 4.7K does not match the noted datasheet recommendation of 10K *(reasoning)* - Using 4.7K instead of 10K will draw approximately 1.06mA when the button is pressed, compared to 0.5mA with 10K *(reasoning)* - The 4.7K value provides stronger pull-up with faster rise time and better noise immunity than 10K *(reasoning)* Upload a datasheet: [📤 R149](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/110-0002058) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[🚨 Error] Component Q103, pins 1, 2, 3: Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.

Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic)
All three source pins connect to net +5VSB, which is the output rail (from schematic)
Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1)
Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet SISA18ADN-T1-GE3, page 1)
The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC (from schematic)
In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet SISA18ADN-T1-GE3, page 2)
When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning)
This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning)
In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning)
The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching (from schematic)

All affected pins

Component Q103, pins `1, 2, 3`: Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.

Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic)
All three source pins connect to net +5VSB, which is the output rail (from schematic)
Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1)
Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet SISA18ADN-T1-GE3, page 1)
The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC (from schematic)
In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet SISA18ADN-T1-GE3, page 2)
When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning)
This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning)
In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning)
The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching (from schematic)

Component Q103, pin `4`: Gate pin connected to 5VSB_LSENB control signal. While the gate drive circuit provides adequate voltage levels for switching an N-channel MOSFET, the fundamental issue is that an N-channel device is inappropriate for this high-side switching application.

Pin 4 is labeled G (Gate) in the schematic (from schematic)
Pin 4 connects to net 5VSB_LSENB, which is a control signal (from schematic)
Pin 4 is the Gate terminal per the datasheet (from datasheet SISA18ADN-T1-GE3, page 1)
The 5VSB_LSENB signal is pulled to +10V through R324 (100K) when Q14 is OFF, and pulled to GND when Q14 is ON (from schematic)
The 5VSB_LSENB net also connects to Q14 drain and C341 (1uF to GND) (from schematic)
Gate-source voltage range is +20V to -16V per datasheet (from datasheet SISA18ADN-T1-GE3, page 1)
Gate threshold voltage VGS(th) is 1.2V to 2.4V per datasheet (from datasheet SISA18ADN-T1-GE3, page 2)
When 5VSB_LSENB is at +10V and source is at +5V, VGS = +5V which exceeds VGS(th) and would turn on the N-channel MOSFET (reasoning)
When 5VSB_LSENB is at GND and source is at +5V, VGS = -5V which would turn off the N-channel MOSFET (reasoning)
While the gate drive voltage levels are adequate for switching the MOSFET, the body diode issue makes the N-channel device inappropriate for this high-side load switch application (reasoning)
A P-channel MOSFET with inverted gate drive logic (gate pulled to source voltage to turn ON, pulled to higher voltage to turn OFF) would be the correct device choice (reasoning)

Component Q103, pins `5, 6, 7, 8`: Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.

Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)
All four drain pins connect to net +PS_5VSB, which is the input power rail (from schematic)
Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1)
Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1)
Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1)
The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch (from schematic)
Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)
The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) (from schematic)
In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)
This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)
A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)

Component Q104, pins `1, 2, 3`: Source pins connected to +3VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.

Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic (from schematic)
All three source pins connect to net +3VSB, which is the output rail (from schematic)
Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1)
Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) (from datasheet SISA18ADN-T1-GE3, page 1)
The +3VSB output connects to Q6 drain, which is a MOSFET_N_CH_30V_3.5A (RXR035N03) that switches to +VCC3 (from schematic)
In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) (from datasheet SISA18ADN-T1-GE3, page 2)
When Q104 is OFF and +PS_3VSB (drain) voltage exceeds +3VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source (reasoning)
This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF (reasoning)
In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF (reasoning)
The same fundamental device selection error affects both Q103 and Q104, indicating a systematic design issue in the high-side load switch implementation (reasoning)

Component Q104, pin `4`: Gate pin connected to +3VSB_EN control signal. While the gate drive circuit provides adequate voltage levels for switching an N-channel MOSFET, the fundamental issue is that an N-channel device is inappropriate for this high-side switching application.

Pin 4 is labeled G (Gate) in the schematic (from schematic)
Pin 4 connects to net +3VSB_EN, which is a control signal (from schematic)
Pin 4 is the Gate terminal per the datasheet (from datasheet SISA18ADN-T1-GE3, page 1)
The +3VSB_EN signal is pulled to +10V through R322 (100K) when Q11 is OFF, and pulled to GND when Q11 is ON (from schematic)
The +3VSB_EN signal also connects to Q11 drain, C116 (1uF to GND), and D6 pin 2 (diode to PMC_RSMRST) (from schematic)
Gate-source voltage range is +20V to -16V per datasheet (from datasheet SISA18ADN-T1-GE3, page 1)
Gate threshold voltage VGS(th) is 1.2V to 2.4V per datasheet (from datasheet SISA18ADN-T1-GE3, page 2)
When +3VSB_EN is at +10V and source is at +3.3V, VGS = +6.7V which exceeds VGS(th) and would turn on the N-channel MOSFET (reasoning)
When +3VSB_EN is at GND and source is at +3.3V, VGS = -3.3V which would turn off the N-channel MOSFET (reasoning)
While the gate drive voltage levels are adequate for switching the MOSFET, the body diode issue makes the N-channel device inappropriate for this high-side load switch application (reasoning)
A P-channel MOSFET with inverted gate drive logic (gate pulled to source voltage to turn ON, pulled to higher voltage to turn OFF) would be the correct device choice (reasoning)

Component Q104, pins `5, 6, 7, 8`: Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.

Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic (from schematic)
All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter (from schematic)
Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package (from datasheet SISA18ADN-T1-GE3, page 1)
Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad (from datasheet SISA18ADN-T1-GE3, page 1)
Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage (from datasheet SISA18ADN-T1-GE3, page 1)
The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter (from schematic)
Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C (from schematic)
Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering (from schematic)
In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage (reasoning)
This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF (reasoning)
A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF (reasoning)

Datasheets: 📄 Q103

_{Replace a datasheet: 📤 Q103 📤 Q104}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[🚨 Error] **Component `Q103`, pins `1, 2, 3`: Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="33298e469e09ec60c397" diff-visibility="full" variant="default" view-coords="26.71,59.19,35.12,66.69" aspect-ratio="1.29" } - Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic *(from schematic)* - All three source pins connect to net +5VSB, which is the output rail *(from schematic)* - Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC *(from schematic)* - In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2>), page 2)* - When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source *(reasoning)* - This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF *(reasoning)* - In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF *(reasoning)* - The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching *(from schematic)* <details> <summary>All affected pins</summary> <details> <summary>Component <code>Q103</code>, pins `1, 2, 3`: Source pins connected to +5VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.</summary> - Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic *(from schematic)* - All three source pins connect to net +5VSB, which is the output rail *(from schematic)* - Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The +5VSB output connects to Q13 drain (MOSFET_N_CH_30V_3.5A) which switches to +VCC *(from schematic)* - In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2>), page 2)* - When Q103 is OFF and +PS_5VSB (drain) voltage exceeds +5VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source *(reasoning)* - This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF *(reasoning)* - In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF *(reasoning)* - The circuit includes U36 (P-channel MOSFET IRF9321) upstream as the main power switch, demonstrating that P-channel devices are used elsewhere for high-side switching *(from schematic)* </details> <details> <summary>Component <code>Q103</code>, pin `4`: Gate pin connected to 5VSB_LSENB control signal. While the gate drive circuit provides adequate voltage levels for switching an N-channel MOSFET, the fundamental issue is that an N-channel device is inappropriate for this high-side switching application.</summary> - Pin 4 is labeled G (Gate) in the schematic *(from schematic)* - Pin 4 connects to net 5VSB_LSENB, which is a control signal *(from schematic)* - Pin 4 is the Gate terminal per the datasheet *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The 5VSB_LSENB signal is pulled to +10V through R324 (100K) when Q14 is OFF, and pulled to GND when Q14 is ON *(from schematic)* - The 5VSB_LSENB net also connects to Q14 drain and C341 (1uF to GND) *(from schematic)* - Gate-source voltage range is +20V to -16V per datasheet *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - Gate threshold voltage VGS(th) is 1.2V to 2.4V per datasheet *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2>), page 2)* - When 5VSB_LSENB is at +10V and source is at +5V, VGS = +5V which exceeds VGS(th) and would turn on the N-channel MOSFET *(reasoning)* - When 5VSB_LSENB is at GND and source is at +5V, VGS = -5V which would turn off the N-channel MOSFET *(reasoning)* - While the gate drive voltage levels are adequate for switching the MOSFET, the body diode issue makes the N-channel device inappropriate for this high-side load switch application *(reasoning)* - A P-channel MOSFET with inverted gate drive logic (gate pulled to source voltage to turn ON, pulled to higher voltage to turn OFF) would be the correct device choice *(reasoning)* </details> <details> <summary>Component <code>Q103</code>, pins `5, 6, 7, 8`: Drain pins connected to +PS_5VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary> - Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic *(from schematic)* - All four drain pins connect to net +PS_5VSB, which is the input power rail *(from schematic)* - Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - Maximum drain-source voltage is 30V per datasheet, well above the 5V operating voltage *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The +PS_5VSB rail comes from U36 (P-channel MOSFET IRF9321) which is the main upstream power switch *(from schematic)* - Text note near Q103 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C *(from schematic)* - The +PS_5VSB rail connects to multiple filter capacitors (C73, C299, C301, C300, C302) and ferrite beads (FB1, FB11) *(from schematic)* - In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage *(reasoning)* - This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF *(reasoning)* - A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF *(reasoning)* </details> <details> <summary>Component <code>Q104</code>, pins `1, 2, 3`: Source pins connected to +3VSB output rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues that defeat the switching function.</summary> - Pins 1, 2, and 3 are labeled S1, S2, and S3 (Source) in the schematic *(from schematic)* - All three source pins connect to net +3VSB, which is the output rail *(from schematic)* - Pins 1, 2, and 3 are Source terminals per the datasheet for the PowerPAK 1212-8 package *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - Multiple source pins are paralleled to handle higher current (15.3A at TA=25°C) *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The +3VSB output connects to Q6 drain, which is a MOSFET_N_CH_30V_3.5A (RXR035N03) that switches to +VCC3 *(from schematic)* - In an N-channel MOSFET, the body diode is oriented from source (anode) to drain (cathode) *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2>), page 2)* - When Q104 is OFF and +PS_3VSB (drain) voltage exceeds +3VSB (source) voltage, the body diode becomes forward biased and conducts current from drain to source *(reasoning)* - This body diode conduction defeats the intended load switch function by allowing current flow when the switch should be OFF *(reasoning)* - In a high-side switching application, a P-channel MOSFET should be used instead, as its body diode orientation (anode at drain/input, cathode at source/output) prevents unwanted conduction when the switch is OFF *(reasoning)* - The same fundamental device selection error affects both Q103 and Q104, indicating a systematic design issue in the high-side load switch implementation *(reasoning)* </details> <details> <summary>Component <code>Q104</code>, pin `4`: Gate pin connected to +3VSB_EN control signal. While the gate drive circuit provides adequate voltage levels for switching an N-channel MOSFET, the fundamental issue is that an N-channel device is inappropriate for this high-side switching application.</summary> - Pin 4 is labeled G (Gate) in the schematic *(from schematic)* - Pin 4 connects to net +3VSB_EN, which is a control signal *(from schematic)* - Pin 4 is the Gate terminal per the datasheet *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The +3VSB_EN signal is pulled to +10V through R322 (100K) when Q11 is OFF, and pulled to GND when Q11 is ON *(from schematic)* - The +3VSB_EN signal also connects to Q11 drain, C116 (1uF to GND), and D6 pin 2 (diode to PMC_RSMRST) *(from schematic)* - Gate-source voltage range is +20V to -16V per datasheet *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - Gate threshold voltage VGS(th) is 1.2V to 2.4V per datasheet *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=2>), page 2)* - When +3VSB_EN is at +10V and source is at +3.3V, VGS = +6.7V which exceeds VGS(th) and would turn on the N-channel MOSFET *(reasoning)* - When +3VSB_EN is at GND and source is at +3.3V, VGS = -3.3V which would turn off the N-channel MOSFET *(reasoning)* - While the gate drive voltage levels are adequate for switching the MOSFET, the body diode issue makes the N-channel device inappropriate for this high-side load switch application *(reasoning)* - A P-channel MOSFET with inverted gate drive logic (gate pulled to source voltage to turn ON, pulled to higher voltage to turn OFF) would be the correct device choice *(reasoning)* </details> <details> <summary>Component <code>Q104</code>, pins `5, 6, 7, 8`: Drain pins connected to +PS_3VSB input rail. While the pin connections match the N-channel MOSFET datasheet, an N-channel device is fundamentally inappropriate for this high-side switching application due to body diode orientation issues.</summary> - Pins 5, 6, 7, and 8 are labeled D1, D2, D3, and D4 (Drain) in the schematic *(from schematic)* - All four drain pins connect to net +PS_3VSB, which is the input power rail from the buck converter *(from schematic)* - Pins 5, 6, 7, and 8 are Drain terminals per the datasheet for the PowerPAK 1212-8 package *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - Multiple drain pins are paralleled to handle higher current and provide thermal path to PCB through the exposed pad *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - Maximum drain-source voltage is 30V per datasheet, well above the 3.3V operating voltage *(from datasheet [SISA18ADN-T1-GE3](<https://www.vishay.com/docs/63259/sisa18adn.pdf#page=1>), page 1)* - The +PS_3VSB rail comes from U13 pin 7 (VOUT) through inductor L3, where U13 is a REG_LDO_BUCK_24V (NB670) buck converter *(from schematic)* - Text note near Q104 indicates 'Id MAX = 15.3 Amps' which matches the datasheet continuous drain current specification at TA=25°C *(from schematic)* - Multiple bulk capacitors (C314, C317, C308, C316, C315, C307, C96) are connected to +PS_3VSB for output filtering *(from schematic)* - In this high-side configuration with drain at input and source at output, the N-channel MOSFET's body diode (anode at source, cathode at drain) will conduct when the switch is OFF and drain voltage exceeds source voltage *(reasoning)* - This body diode conduction prevents the MOSFET from functioning as an effective load switch, as current can flow through the body diode even when the MOSFET channel is OFF *(reasoning)* - A P-channel MOSFET should be used for high-side switching to ensure the body diode is reverse-biased when the switch is OFF *(reasoning)* </details> </details> Datasheets: [📄 Q103](https://www.vishay.com/docs/63259/sisa18adn.pdf) Replace a datasheet: [📤 Q103](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/SISA18ADN-T1-GE3) [📤 Q104](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/SISA18ADN-T1-GE3) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[⚠️ Warning] Component R65, pins 1, 2: R65 creates asymmetry in the differential sense path. The positive sense path has no equivalent series resistor, while R65 adds 10Ω in series with the negative sense path. This asymmetry could reduce common-mode rejection ratio.

R65 is a 10.0Ω resistor with 1% tolerance in 0402 package (from schematic)
Pin 1 is connected to net $23N2860, which is an intermediate node in the negative sense path (from schematic)
Pin 2 is connected to VR-VCORE-VSN, which is the negative sense input (pin 45) of U25 (NCP81109GMNTXG) (from schematic)
The positive sense path from +VCORE to VSP has R92 (100Ω) for local sensing or R63 (0Ω) for remote sensing (from schematic)
The negative sense path from GND to VSN has R91 (100Ω) plus R65 (10Ω) for local sensing, or R64 (0Ω) plus R65 (10Ω) for remote sensing (from schematic)
This creates an asymmetry where the negative path has an additional 10Ω compared to the positive path (reasoning)
For differential amplifiers, matched impedances on both inputs are typically required for good common-mode rejection ratio (CMRR) (reasoning)
The 10Ω asymmetry represents a 10% mismatch in the local sensing mode (110Ω vs 100Ω) and creates the entire impedance in remote sensing mode (10Ω vs 0Ω) (reasoning)
The asymmetry could reduce CMRR and introduce a small offset voltage proportional to the input bias current (reasoning)
The specific value of 10.0Ω (not 0Ω or 100Ω) suggests this may be intentional rather than an error (reasoning)
Possible intentional reasons include current limiting, additional damping, compensation for PCB trace resistance, or current sensing (reasoning)
Without the NCP81109GMNTXG datasheet, the specific requirements for VSP and VSN input impedance matching cannot be verified (reasoning)
The text note 'DIFF PAIR' confirms this is a differential sensing configuration where matched impedances are typically important (from schematic)
For proper differential sensing, R65 should either be 0Ω to match the positive path, or there should be an equivalent 10Ω resistor in the positive path to maintain symmetry (reasoning)

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[⚠️ Warning] **Component `R65`, pins `1, 2`: R65 creates asymmetry in the differential sense path. The positive sense path has no equivalent series resistor, while R65 adds 10Ω in series with the negative sense path. This asymmetry could reduce common-mode rejection ratio.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="b412abe41fc6123431ae" diff-visibility="full" variant="default" view-coords="30.35,27.14,39.21,34.64" aspect-ratio="1.29" } - R65 is a 10.0Ω resistor with 1% tolerance in 0402 package *(from schematic)* - Pin 1 is connected to net $23N2860, which is an intermediate node in the negative sense path *(from schematic)* - Pin 2 is connected to VR-VCORE-VSN, which is the negative sense input (pin 45) of U25 (NCP81109GMNTXG) *(from schematic)* - The positive sense path from +VCORE to VSP has R92 (100Ω) for local sensing or R63 (0Ω) for remote sensing *(from schematic)* - The negative sense path from GND to VSN has R91 (100Ω) plus R65 (10Ω) for local sensing, or R64 (0Ω) plus R65 (10Ω) for remote sensing *(from schematic)* - This creates an asymmetry where the negative path has an additional 10Ω compared to the positive path *(reasoning)* - For differential amplifiers, matched impedances on both inputs are typically required for good common-mode rejection ratio (CMRR) *(reasoning)* - The 10Ω asymmetry represents a 10% mismatch in the local sensing mode (110Ω vs 100Ω) and creates the entire impedance in remote sensing mode (10Ω vs 0Ω) *(reasoning)* - The asymmetry could reduce CMRR and introduce a small offset voltage proportional to the input bias current *(reasoning)* - The specific value of 10.0Ω (not 0Ω or 100Ω) suggests this may be intentional rather than an error *(reasoning)* - Possible intentional reasons include current limiting, additional damping, compensation for PCB trace resistance, or current sensing *(reasoning)* - Without the NCP81109GMNTXG datasheet, the specific requirements for VSP and VSN input impedance matching cannot be verified *(reasoning)* - The text note 'DIFF PAIR' confirms this is a differential sensing configuration where matched impedances are typically important *(from schematic)* - For proper differential sensing, R65 should either be 0Ω to match the positive path, or there should be an equivalent 10Ω resistor in the positive path to maintain symmetry *(reasoning)* 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[⚠️ Warning] Component R849, pins 1, 2: 0-ohm jumper connects +VCC (pin 1) to U25 EN pin (pin 2 via net $23N5607). When populated simultaneously with R851 (10K pull-down), creates continuous current path from +VCC to GND, wasting power unnecessarily. The 'JMPR' tolerance marking indicates this is a configuration option that should be mutually exclusive with R851.

R849 pin 1 is connected to +VCC (from schematic)
R849 pin 2 is connected to net $23N5607, which connects to U25 pin 48 (EN) (from schematic)
R849 is a 0-ohm resistor with tolerance marked as 'JMPR' (jumper), indicating it is a configuration option (from schematic)
R851 (10K) is also populated on the same net $23N5607, creating a pull-down path to GND (from schematic)
With both R849 (0-ohm) and R851 (10K) populated, current flows continuously from +VCC through R849 to the EN pin, then through R851 to GND (reasoning)
This configuration results in continuous current draw of approximately 330-500µA (depending on +VCC voltage), consuming 1.1-2.5mW (reasoning)
Standard design practice for enable pins uses either a pull-up resistor OR a pull-down resistor, not both simultaneously with a 0-ohm pull-up (reasoning)
If always-on operation is intended (EN always high when +VCC present), R849 should be populated and R851 should be DNI to eliminate unnecessary power consumption (reasoning)
Recommendation: Verify intended enable configuration and mark R851 as DNI if always-on operation is desired (reasoning)

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[⚠️ Warning] **Component `R849`, pins `1, 2`: 0-ohm jumper connects +VCC (pin 1) to U25 EN pin (pin 2 via net $23N5607). When populated simultaneously with R851 (10K pull-down), creates continuous current path from +VCC to GND, wasting power unnecessarily. The 'JMPR' tolerance marking indicates this is a configuration option that should be mutually exclusive with R851.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="b412abe41fc6123431ae" diff-visibility="full" variant="default" view-coords="33.07,36.25,40.57,45.52" aspect-ratio="1.29" } - R849 pin 1 is connected to +VCC *(from schematic)* - R849 pin 2 is connected to net $23N5607, which connects to U25 pin 48 (EN) *(from schematic)* - R849 is a 0-ohm resistor with tolerance marked as 'JMPR' (jumper), indicating it is a configuration option *(from schematic)* - R851 (10K) is also populated on the same net $23N5607, creating a pull-down path to GND *(from schematic)* - With both R849 (0-ohm) and R851 (10K) populated, current flows continuously from +VCC through R849 to the EN pin, then through R851 to GND *(reasoning)* - This configuration results in continuous current draw of approximately 330-500µA (depending on +VCC voltage), consuming 1.1-2.5mW *(reasoning)* - Standard design practice for enable pins uses either a pull-up resistor OR a pull-down resistor, not both simultaneously with a 0-ohm pull-up *(reasoning)* - If always-on operation is intended (EN always high when +VCC present), R849 should be populated and R851 should be DNI to eliminate unnecessary power consumption *(reasoning)* - Recommendation: Verify intended enable configuration and mark R851 as DNI if always-on operation is desired *(reasoning)* 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[🚨 Error] Component U26, pin 10: SW1 pin is connected to bootstrap circuit but not to the main output node VGFX-SW. In a multiphase converter, all switch nodes should connect to the output to contribute to power delivery.

Pin 10 (SW1) is connected to net $24N3595 (from schematic)
$24N3595 connects to bootstrap capacitor C186 (0.22µF) pin 2 (from schematic)
C186 pin 1 connects to $24N3596, which connects through R228 (2.2Ω) to pin 8 (BST) at net $24N3593 (from schematic)
This forms a standard bootstrap circuit: BST -> R228 -> C186 -> SW1 (reasoning)
Pins 18, 25-29 (SW2-SW7) are all connected to net VGFX-SW (from schematic)
Pin 51 (SW_PAD) also connects to VGFX-SW (from schematic)
VGFX-SW connects through inductor L4 (470nH) to output +VGFX (from schematic)
SW1 is not connected to VGFX-SW, isolating it from the main output path (from schematic)
In a multiphase buck converter, all switch nodes should typically connect to the output (either to a common node or through individual inductors) to contribute to power delivery (reasoning)
While the bootstrap circuit can function with SW1 switching independently, phase 1 does not contribute to output power in the current configuration (reasoning)
The bootstrap circuit would still function correctly if SW1 were connected to VGFX-SW, as it charges when the switch node is low (reasoning)

_{Upload a datasheet: 📤 U26}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[🚨 Error] **Component `U26`, pin `10`: SW1 pin is connected to bootstrap circuit but not to the main output node VGFX-SW. In a multiphase converter, all switch nodes should connect to the output to contribute to power delivery.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="428456b4ca051e4f277a" diff-visibility="full" variant="default" view-coords="37.39,41.84,44.89,49.34" aspect-ratio="1.29" } - Pin 10 (SW1) is connected to net $24N3595 *(from schematic)* - $24N3595 connects to bootstrap capacitor C186 (0.22µF) pin 2 *(from schematic)* - C186 pin 1 connects to $24N3596, which connects through R228 (2.2Ω) to pin 8 (BST) at net $24N3593 *(from schematic)* - This forms a standard bootstrap circuit: BST -> R228 -> C186 -> SW1 *(reasoning)* - Pins 18, 25-29 (SW2-SW7) are all connected to net VGFX-SW *(from schematic)* - Pin 51 (SW_PAD) also connects to VGFX-SW *(from schematic)* - VGFX-SW connects through inductor L4 (470nH) to output +VGFX *(from schematic)* - SW1 is not connected to VGFX-SW, isolating it from the main output path *(from schematic)* - In a multiphase buck converter, all switch nodes should typically connect to the output (either to a common node or through individual inductors) to contribute to power delivery *(reasoning)* - While the bootstrap circuit can function with SW1 switching independently, phase 1 does not contribute to output power in the current configuration *(reasoning)* - The bootstrap circuit would still function correctly if SW1 were connected to VGFX-SW, as it charges when the switch node is low *(reasoning)* Upload a datasheet: [📤 U26](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/4148-0141) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[🚨 Error] Component R68, pin 2: Connected to VR-VGFX-VSP net, the positive remote sense input of U26 pin 46 (VSP). This 0Ω jumper provides a direct connection from VCCGT_SENSE for remote voltage sensing, but is incorrectly populated in parallel with R202 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously.

Pin 2 connects to VR-VGFX-VSP net (from schematic)
VR-VGFX-VSP connects to U26 pin 46 (VSP), the positive remote sense input (from schematic)
Pin 1 connects to VCCGT_SENSE net for remote voltage sensing (from schematic)
R68 has a value of 0Ω (jumper) and is marked PLACE (from schematic)
R202 (100Ω) also connects to VR-VGFX-VSP from +VGFX, creating a parallel path (from schematic)
R202 is also marked PLACE, indicating both resistors should be installed (from schematic)
Text note 'REMOTE VOLTAGE SENSE' appears near coordinates (107.95, 379.73) (from schematic)
Text note 'DIFF PAIR' appears near coordinates (124.46, 346.71) (from schematic)
Having both R68 (0Ω) and R202 (100Ω) populated simultaneously creates an incorrect configuration (reasoning)
The 0Ω jumper shorts out the 100Ω resistor, making R202 ineffective (reasoning)
For proper differential remote sensing, either local sensing (R202 populated, R68 DNI) or remote sensing (R68 populated, R202 DNI) should be selected, not both (reasoning)
With both populated, the VSP path has ~0Ω impedance while the VSN path has 10Ω (from R169), creating an imbalanced differential pair (reasoning)
This imbalance can introduce common-mode errors in the voltage regulation (reasoning)

All affected pins

Component R68, pin `2`: Connected to VR-VGFX-VSP net, the positive remote sense input of U26 pin 46 (VSP). This 0Ω jumper provides a direct connection from VCCGT_SENSE for remote voltage sensing, but is incorrectly populated in parallel with R202 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously.

Pin 2 connects to VR-VGFX-VSP net (from schematic)
VR-VGFX-VSP connects to U26 pin 46 (VSP), the positive remote sense input (from schematic)
Pin 1 connects to VCCGT_SENSE net for remote voltage sensing (from schematic)
R68 has a value of 0Ω (jumper) and is marked PLACE (from schematic)
R202 (100Ω) also connects to VR-VGFX-VSP from +VGFX, creating a parallel path (from schematic)
R202 is also marked PLACE, indicating both resistors should be installed (from schematic)
Text note 'REMOTE VOLTAGE SENSE' appears near coordinates (107.95, 379.73) (from schematic)
Text note 'DIFF PAIR' appears near coordinates (124.46, 346.71) (from schematic)
Having both R68 (0Ω) and R202 (100Ω) populated simultaneously creates an incorrect configuration (reasoning)
The 0Ω jumper shorts out the 100Ω resistor, making R202 ineffective (reasoning)
For proper differential remote sensing, either local sensing (R202 populated, R68 DNI) or remote sensing (R68 populated, R202 DNI) should be selected, not both (reasoning)
With both populated, the VSP path has ~0Ω impedance while the VSN path has 10Ω (from R169), creating an imbalanced differential pair (reasoning)
This imbalance can introduce common-mode errors in the voltage regulation (reasoning)

Component R69, pins `1, 2`: R69 connects GND (pin 1) to $24N3528 (pin 2) through 0Ω (jumper), providing a direct connection for remote voltage sensing in the VSN path. However, this 0Ω jumper is incorrectly populated in parallel with R201 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously.

Pin 1 connects to GND net (from schematic)
Pin 2 connects to $24N3528 net (from schematic)
R69 has a value of 0Ω (jumper) and is marked PLACE (from schematic)
$24N3528 connects to VR-VGFX-VSN through R169 (10Ω) (from schematic)
R201 (100Ω) also connects GND to $24N3528, creating a parallel path (from schematic)
R201 is also marked PLACE, indicating both resistors should be installed (from schematic)
Having both R69 (0Ω) and R201 (100Ω) populated simultaneously creates an incorrect configuration (reasoning)
The 0Ω jumper shorts out the 100Ω resistor, making R201 ineffective (reasoning)
For proper differential remote sensing, either local sensing (R201 populated, R69 DNI) or remote sensing (R69 populated, R201 DNI) should be selected, not both (reasoning)
This is the same type of issue as in the VSP path where R68 shorts R202 (reasoning)
With both R68 and R69 populated, the configuration creates an imbalanced differential pair with VSP at ~0Ω and VSN at 10Ω (reasoning)
Both pins are affected by the same fundamental issue of creating an improper parallel configuration (reasoning)

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[🚨 Error] **Component `R68`, pin `2`: Connected to VR-VGFX-VSP net, the positive remote sense input of U26 pin 46 (VSP). This 0Ω jumper provides a direct connection from VCCGT_SENSE for remote voltage sensing, but is incorrectly populated in parallel with R202 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="428456b4ca051e4f277a" diff-visibility="full" variant="default" view-coords="22.85,13.03,30.35,20.53" aspect-ratio="1.29" } - Pin 2 connects to VR-VGFX-VSP net *(from schematic)* - VR-VGFX-VSP connects to U26 pin 46 (VSP), the positive remote sense input *(from schematic)* - Pin 1 connects to VCCGT_SENSE net for remote voltage sensing *(from schematic)* - R68 has a value of 0Ω (jumper) and is marked PLACE *(from schematic)* - R202 (100Ω) also connects to VR-VGFX-VSP from +VGFX, creating a parallel path *(from schematic)* - R202 is also marked PLACE, indicating both resistors should be installed *(from schematic)* - Text note 'REMOTE VOLTAGE SENSE' appears near coordinates (107.95, 379.73) *(from schematic)* - Text note 'DIFF PAIR' appears near coordinates (124.46, 346.71) *(from schematic)* - Having both R68 (0Ω) and R202 (100Ω) populated simultaneously creates an incorrect configuration *(reasoning)* - The 0Ω jumper shorts out the 100Ω resistor, making R202 ineffective *(reasoning)* - For proper differential remote sensing, either local sensing (R202 populated, R68 DNI) or remote sensing (R68 populated, R202 DNI) should be selected, not both *(reasoning)* - With both populated, the VSP path has ~0Ω impedance while the VSN path has 10Ω (from R169), creating an imbalanced differential pair *(reasoning)* - This imbalance can introduce common-mode errors in the voltage regulation *(reasoning)* <details> <summary>All affected pins</summary> <details> <summary>Component <code>R68</code>, pin `2`: Connected to VR-VGFX-VSP net, the positive remote sense input of U26 pin 46 (VSP). This 0Ω jumper provides a direct connection from VCCGT_SENSE for remote voltage sensing, but is incorrectly populated in parallel with R202 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously.</summary> - Pin 2 connects to VR-VGFX-VSP net *(from schematic)* - VR-VGFX-VSP connects to U26 pin 46 (VSP), the positive remote sense input *(from schematic)* - Pin 1 connects to VCCGT_SENSE net for remote voltage sensing *(from schematic)* - R68 has a value of 0Ω (jumper) and is marked PLACE *(from schematic)* - R202 (100Ω) also connects to VR-VGFX-VSP from +VGFX, creating a parallel path *(from schematic)* - R202 is also marked PLACE, indicating both resistors should be installed *(from schematic)* - Text note 'REMOTE VOLTAGE SENSE' appears near coordinates (107.95, 379.73) *(from schematic)* - Text note 'DIFF PAIR' appears near coordinates (124.46, 346.71) *(from schematic)* - Having both R68 (0Ω) and R202 (100Ω) populated simultaneously creates an incorrect configuration *(reasoning)* - The 0Ω jumper shorts out the 100Ω resistor, making R202 ineffective *(reasoning)* - For proper differential remote sensing, either local sensing (R202 populated, R68 DNI) or remote sensing (R68 populated, R202 DNI) should be selected, not both *(reasoning)* - With both populated, the VSP path has ~0Ω impedance while the VSN path has 10Ω (from R169), creating an imbalanced differential pair *(reasoning)* - This imbalance can introduce common-mode errors in the voltage regulation *(reasoning)* </details> <details> <summary>Component <code>R69</code>, pins `1, 2`: R69 connects GND (pin 1) to $24N3528 (pin 2) through 0Ω (jumper), providing a direct connection for remote voltage sensing in the VSN path. However, this 0Ω jumper is incorrectly populated in parallel with R201 (100Ω), creating an improper configuration where both local and remote sense paths are active simultaneously.</summary> - Pin 1 connects to GND net *(from schematic)* - Pin 2 connects to $24N3528 net *(from schematic)* - R69 has a value of 0Ω (jumper) and is marked PLACE *(from schematic)* - $24N3528 connects to VR-VGFX-VSN through R169 (10Ω) *(from schematic)* - R201 (100Ω) also connects GND to $24N3528, creating a parallel path *(from schematic)* - R201 is also marked PLACE, indicating both resistors should be installed *(from schematic)* - Having both R69 (0Ω) and R201 (100Ω) populated simultaneously creates an incorrect configuration *(reasoning)* - The 0Ω jumper shorts out the 100Ω resistor, making R201 ineffective *(reasoning)* - For proper differential remote sensing, either local sensing (R201 populated, R69 DNI) or remote sensing (R69 populated, R201 DNI) should be selected, not both *(reasoning)* - This is the same type of issue as in the VSP path where R68 shorts R202 *(reasoning)* - With both R68 and R69 populated, the configuration creates an imbalanced differential pair with VSP at ~0Ω and VSN at 10Ω *(reasoning)* - Both pins are affected by the same fundamental issue of creating an improper parallel configuration *(reasoning)* </details> </details> 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

Turbot.prj

AllSpiceAlice (Migrated from staging.allspice.dev) commented

2026-06-02 22:20:42 +00:00

[🚨 Error] Component R816, pin 2: Pin 2 connects to U41 pin 12 (TON) and sets the switching frequency of the RT8207 controller. However, the resistor value is 464K, which would produce a switching frequency of approximately 504 kHz, not the 285 kHz specified in the schematic text note that calls for Rton=806K.

Pin 2 is connected to net $25N1081, which connects to U41 pin 12 (TON) (from schematic)
R816 has a value of 464K ohms per the COMPVALUE attribute (from schematic)
The schematic text note at the left side of the page states 'Rton=806K , F=285KHz' (from schematic)
The schematic provides the frequency formula: F = (Vin - 0.5) / (3.85p * Vin * Rton) (from schematic)
Using the formula with Vin=5V and Rton=464K: F = (5-0.5)/(3.85e-12 * 5 * 464000) = 4.5/8.932e-6 ≈ 504 kHz (reasoning)
Using the formula with Vin=5V and Rton=806K: F = (5-0.5)/(3.85e-12 * 5 * 806000) = 4.5/1.55155e-5 ≈ 290 kHz, which matches the stated 285 kHz target (reasoning)
The actual switching frequency with R816=464K would be approximately 504 kHz, which is 77% higher than the stated design target of 285 kHz (reasoning)
C378, a 0.1uF capacitor also connected to net $25N1081, is marked DNI and therefore electrically absent (from schematic)
No other components are connected to the TON net that would affect the frequency calculation (reasoning)
The circuit as configured does not meet the stated design constraint of 285 kHz switching frequency (reasoning)
Recommendation: Either change R816 to 806K (or nearest standard value like 806K or 825K) to achieve the stated 285 kHz frequency, or verify that 504 kHz operation is acceptable and update the schematic text note accordingly (reasoning)

All affected pins

Component U41, pin `12`: TON pin is connected to +5VSB through R816 (464K) for on-time setting, but the schematic text note specifies Rton=806K for 285kHz switching frequency. The actual 464K resistor value results in approximately 504kHz switching frequency, which is a significant discrepancy from the design intent.

Pin 12 (TON) is connected to net $25N1081 (from schematic)
R816 (464K resistor) connects from +5VSB to net $25N1081 (from schematic)
C378 (0.1uF capacitor to GND) is connected to $25N1081 but marked DNI (Do Not Install) (from schematic)
A text note on the schematic states 'Rton=806K , F=285KHz' (from schematic)
With RTON = 464K, VIN = 5V, and VVDDQ = 1.35V, the calculated switching frequency is f = (5 - 0.5) / (5 × 3.85p × 464K) ≈ 504 kHz (reasoning)
With RTON = 806K and VIN = 5V, the calculated switching frequency is f = (5 - 0.5) / (5 × 3.85p × 806K) ≈ 290 kHz, which matches the design note target of 285 kHz (reasoning)
There is a discrepancy between the specified design intent (806K for 285 kHz) and the actual resistor value (464K resulting in 504 kHz) (reasoning)
The resistor value should be corrected to approximately 806K to achieve the target 285 kHz switching frequency, or the text note should be updated if 504 kHz is the intended frequency (reasoning)

Component R816, pin `2`: Pin 2 connects to U41 pin 12 (TON) and sets the switching frequency of the RT8207 controller. However, the resistor value is 464K, which would produce a switching frequency of approximately 504 kHz, not the 285 kHz specified in the schematic text note that calls for Rton=806K.

Pin 2 is connected to net $25N1081, which connects to U41 pin 12 (TON) (from schematic)
R816 has a value of 464K ohms per the COMPVALUE attribute (from schematic)
The schematic text note at the left side of the page states 'Rton=806K , F=285KHz' (from schematic)
The schematic provides the frequency formula: F = (Vin - 0.5) / (3.85p * Vin * Rton) (from schematic)
Using the formula with Vin=5V and Rton=464K: F = (5-0.5)/(3.85e-12 * 5 * 464000) = 4.5/8.932e-6 ≈ 504 kHz (reasoning)
Using the formula with Vin=5V and Rton=806K: F = (5-0.5)/(3.85e-12 * 5 * 806000) = 4.5/1.55155e-5 ≈ 290 kHz, which matches the stated 285 kHz target (reasoning)
The actual switching frequency with R816=464K would be approximately 504 kHz, which is 77% higher than the stated design target of 285 kHz (reasoning)
C378, a 0.1uF capacitor also connected to net $25N1081, is marked DNI and therefore electrically absent (from schematic)
No other components are connected to the TON net that would affect the frequency calculation (reasoning)
The circuit as configured does not meet the stated design constraint of 285 kHz switching frequency (reasoning)
Recommendation: Either change R816 to 806K (or nearest standard value like 806K or 825K) to achieve the stated 285 kHz frequency, or verify that 504 kHz operation is acceptable and update the schematic text note accordingly (reasoning)

Datasheets: 📄 U41

_{Upload/replace a datasheet: 📤 R816 📤 U41}

_{^{💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.}}

[🚨 Error] **Component `R816`, pin `2`: Pin 2 connects to U41 pin 12 (TON) and sets the switching frequency of the RT8207 controller. However, the resistor value is 464K, which would produce a switching frequency of approximately 504 kHz, not the 285 kHz specified in the schematic text note that calls for Rton=806K.** !thumbnail[](Turbot.prj){ diff="AI-Evals/E2E-Turbot:05990542eebf7494ab9568ebcaeca5c0bea19065...564f8bc8a96ab155b152672cc069679d467e084d" pr="198" doc-id="1c71bf3d7946c343c7a6" diff-visibility="full" variant="default" view-coords="27.62,36.84,35.12,44.34" aspect-ratio="1.29" } - Pin 2 is connected to net $25N1081, which connects to U41 pin 12 (TON) *(from schematic)* - R816 has a value of 464K ohms per the COMPVALUE attribute *(from schematic)* - The schematic text note at the left side of the page states 'Rton=806K , F=285KHz' *(from schematic)* - The schematic provides the frequency formula: F = (Vin - 0.5) / (3.85p * Vin * Rton) *(from schematic)* - Using the formula with Vin=5V and Rton=464K: F = (5-0.5)/(3.85e-12 * 5 * 464000) = 4.5/8.932e-6 ≈ 504 kHz *(reasoning)* - Using the formula with Vin=5V and Rton=806K: F = (5-0.5)/(3.85e-12 * 5 * 806000) = 4.5/1.55155e-5 ≈ 290 kHz, which matches the stated 285 kHz target *(reasoning)* - The actual switching frequency with R816=464K would be approximately 504 kHz, which is 77% higher than the stated design target of 285 kHz *(reasoning)* - C378, a 0.1uF capacitor also connected to net $25N1081, is marked DNI and therefore electrically absent *(from schematic)* - No other components are connected to the TON net that would affect the frequency calculation *(reasoning)* - The circuit as configured does not meet the stated design constraint of 285 kHz switching frequency *(reasoning)* - Recommendation: Either change R816 to 806K (or nearest standard value like 806K or 825K) to achieve the stated 285 kHz frequency, or verify that 504 kHz operation is acceptable and update the schematic text note accordingly *(reasoning)* <details> <summary>All affected pins</summary> <details> <summary>Component <code>U41</code>, pin `12`: TON pin is connected to +5VSB through R816 (464K) for on-time setting, but the schematic text note specifies Rton=806K for 285kHz switching frequency. The actual 464K resistor value results in approximately 504kHz switching frequency, which is a significant discrepancy from the design intent.</summary> - Pin 12 (TON) is connected to net $25N1081 *(from schematic)* - R816 (464K resistor) connects from +5VSB to net $25N1081 *(from schematic)* - C378 (0.1uF capacitor to GND) is connected to $25N1081 but marked DNI (Do Not Install) *(from schematic)* - A text note on the schematic states 'Rton=806K , F=285KHz' *(from schematic)* - With RTON = 464K, VIN = 5V, and VVDDQ = 1.35V, the calculated switching frequency is f = (5 - 0.5) / (5 × 3.85p × 464K) ≈ 504 kHz *(reasoning)* - With RTON = 806K and VIN = 5V, the calculated switching frequency is f = (5 - 0.5) / (5 × 3.85p × 806K) ≈ 290 kHz, which matches the design note target of 285 kHz *(reasoning)* - There is a discrepancy between the specified design intent (806K for 285 kHz) and the actual resistor value (464K resulting in 504 kHz) *(reasoning)* - The resistor value should be corrected to approximately 806K to achieve the target 285 kHz switching frequency, or the text note should be updated if 504 kHz is the intended frequency *(reasoning)* </details> <details> <summary>Component <code>R816</code>, pin `2`: Pin 2 connects to U41 pin 12 (TON) and sets the switching frequency of the RT8207 controller. However, the resistor value is 464K, which would produce a switching frequency of approximately 504 kHz, not the 285 kHz specified in the schematic text note that calls for Rton=806K.</summary> - Pin 2 is connected to net $25N1081, which connects to U41 pin 12 (TON) *(from schematic)* - R816 has a value of 464K ohms per the COMPVALUE attribute *(from schematic)* - The schematic text note at the left side of the page states 'Rton=806K , F=285KHz' *(from schematic)* - The schematic provides the frequency formula: F = (Vin - 0.5) / (3.85p * Vin * Rton) *(from schematic)* - Using the formula with Vin=5V and Rton=464K: F = (5-0.5)/(3.85e-12 * 5 * 464000) = 4.5/8.932e-6 ≈ 504 kHz *(reasoning)* - Using the formula with Vin=5V and Rton=806K: F = (5-0.5)/(3.85e-12 * 5 * 806000) = 4.5/1.55155e-5 ≈ 290 kHz, which matches the stated 285 kHz target *(reasoning)* - The actual switching frequency with R816=464K would be approximately 504 kHz, which is 77% higher than the stated design target of 285 kHz *(reasoning)* - C378, a 0.1uF capacitor also connected to net $25N1081, is marked DNI and therefore electrically absent *(from schematic)* - No other components are connected to the TON net that would affect the frequency calculation *(reasoning)* - The circuit as configured does not meet the stated design constraint of 285 kHz switching frequency *(reasoning)* - Recommendation: Either change R816 to 806K (or nearest standard value like 806K or 825K) to achieve the stated 285 kHz frequency, or verify that 504 kHz operation is acceptable and update the schematic text note accordingly *(reasoning)* </details> </details> Datasheets: [📄 U41](https://www.richtek.com/SaveDownload.aspx?specid=RT8207P) Upload/replace a datasheet: [📤 R816](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/1120-0149) [📤 U41](https://staging.allspice.dev/AI-Evals/E2E-Turbot/_upload/fa1019f8/.allspice/datasheets/RT8207) 💬 Reply to this comment and mention @DRCY to give feedback that DRCY will incorporate on the next run.

This design review can be merged automatically.

You are not authorized to merge this design review.

View command line instructions