This website requires JavaScript.
Explore
Sign In
NoIndexTests
/
gitified_old_clb_svn
Watch
0
Fork
0
You've already forked gitified_old_clb_svn
Files
Issues
Design Reviews
Releases
Files
master
New Design Review
gitified_old_clb_svn
/
fw
/
CLBv2_Design
/
ipmux
/
sim
/
ipmux.lib
History
peterj.nikhef.nl
5619bfd538
IPMUX TX input fifos are now split into a data fifo and an End Of Data fifo. The latter shows the availability of a complete packet in the data fifo. w This solves blocking of other input streams (due to a connect to a stream for which the header is initiated but the tail is kept until the next time slice). Added some extra bits "packet available" in the Tx Stream Select register and added CPU_Req and CPU_Gnt pins on the FMC Test Connector.
2014-09-17 13:44:36 +00:00
..
_info
IPMUX TX input fifos are now split into a data fifo and an End Of Data fifo. The latter shows the availability of a complete packet in the data fifo. w This solves blocking of other input streams (due to a connect to a stream for which the header is initiated but the tail is kept until the next time slice). Added some extra bits "packet available" in the Tx Stream Select register and added CPU_Req and CPU_Gnt pins on the FMC Test Connector.
2014-09-17 13:44:36 +00:00