This website requires JavaScript.
Explore
Sign In
NoIndexTests
/
gitified_old_clb_svn
Watch
0
Fork
0
You've already forked gitified_old_clb_svn
Files
Issues
Design Reviews
Releases
Files
master
New Design Review
gitified_old_clb_svn
/
fw
/
TestDesigns
/
KC705_ReFClkAndPPS
History
peterj.nikhef.nl
0bb580be08
added simple KC705+SoftPLL design to generate a 10 MHz (SoftPLL-FMC Lemo J6) and PPS (SoftPLL-FMC Lemo J5) signal from a 10 MHz reference (Input on J6 of the KC705)
2014-02-26 14:11:22 +00:00
..
sim
added simple KC705+SoftPLL design to generate a 10 MHz (SoftPLL-FMC Lemo J6) and PPS (SoftPLL-FMC Lemo J5) signal from a 10 MHz reference (Input on J6 of the KC705)
2014-02-26 14:11:22 +00:00
syn
added simple KC705+SoftPLL design to generate a 10 MHz (SoftPLL-FMC Lemo J6) and PPS (SoftPLL-FMC Lemo J5) signal from a 10 MHz reference (Input on J6 of the KC705)
2014-02-26 14:11:22 +00:00
top
added simple KC705+SoftPLL design to generate a 10 MHz (SoftPLL-FMC Lemo J6) and PPS (SoftPLL-FMC Lemo J5) signal from a 10 MHz reference (Input on J6 of the KC705)
2014-02-26 14:11:22 +00:00
kc705_refclk_and_pps.ews.zip
added simple KC705+SoftPLL design to generate a 10 MHz (SoftPLL-FMC Lemo J6) and PPS (SoftPLL-FMC Lemo J5) signal from a 10 MHz reference (Input on J6 of the KC705)
2014-02-26 14:11:22 +00:00
