Update main template repo: add specifications #3
22
.allspice/.gitignore/.gitignore.altium
Normal file
22
.allspice/.gitignore/.gitignore.altium
Normal file
@ -0,0 +1,22 @@
|
|||||||
|
# ---> AltiumDesigner
|
||||||
|
# For PCBs designed using Altium Designer
|
||||||
|
# Website: https://www.altium.com/altium-designer/
|
||||||
|
|
||||||
|
# Directories containing cache data
|
||||||
|
History
|
||||||
|
__Previews
|
||||||
|
|
||||||
|
# Directories containing logs and generated outputs
|
||||||
|
Project\ Logs*
|
||||||
|
Project\ Outputs*
|
||||||
|
|
||||||
|
# Misc files generated by altium
|
||||||
|
debug.log
|
||||||
|
Status\ Report.txt
|
||||||
|
*.PcbDoc.htm
|
||||||
|
*.SchDocPreview
|
||||||
|
*.PcbDocPreview
|
||||||
|
|
||||||
|
# Lock files sometimes left behind
|
||||||
|
.~lock.*
|
||||||
|
|
53
.allspice/.gitignore/.gitignore.eagle
Normal file
53
.allspice/.gitignore/.gitignore.eagle
Normal file
@ -0,0 +1,53 @@
|
|||||||
|
# ---> Eagle
|
||||||
|
# Ignore list for Eagle, a PCB layout tool
|
||||||
|
|
||||||
|
# Backup files
|
||||||
|
*.s#?
|
||||||
|
*.b#?
|
||||||
|
*.l#?
|
||||||
|
*.b$?
|
||||||
|
*.s$?
|
||||||
|
*.l$?
|
||||||
|
|
||||||
|
# Eagle project file
|
||||||
|
# It contains a serial number and references to the file structure
|
||||||
|
# on your computer.
|
||||||
|
# comment the following line if you want to have your project file included.
|
||||||
|
eagle.epf
|
||||||
|
|
||||||
|
# Autorouter files
|
||||||
|
*.pro
|
||||||
|
*.job
|
||||||
|
|
||||||
|
# CAM files
|
||||||
|
*.$$$
|
||||||
|
*.cmp
|
||||||
|
*.ly2
|
||||||
|
*.l15
|
||||||
|
*.sol
|
||||||
|
*.plc
|
||||||
|
*.stc
|
||||||
|
*.sts
|
||||||
|
*.crc
|
||||||
|
*.crs
|
||||||
|
|
||||||
|
*.dri
|
||||||
|
*.drl
|
||||||
|
*.gpi
|
||||||
|
*.pls
|
||||||
|
*.ger
|
||||||
|
*.xln
|
||||||
|
|
||||||
|
*.drd
|
||||||
|
*.drd.*
|
||||||
|
|
||||||
|
*.s#*
|
||||||
|
*.b#*
|
||||||
|
|
||||||
|
*.info
|
||||||
|
|
||||||
|
*.eps
|
||||||
|
|
||||||
|
# file locks introduced since 7.x
|
||||||
|
*.lck
|
||||||
|
|
31
.allspice/.gitignore/.gitignore.kicad
Normal file
31
.allspice/.gitignore/.gitignore.kicad
Normal file
@ -0,0 +1,31 @@
|
|||||||
|
# ---> KiCad
|
||||||
|
# For PCBs designed using KiCad: https://www.kicad.org/
|
||||||
|
# Format documentation: https://kicad.org/help/file-formats/
|
||||||
|
|
||||||
|
# Temporary files
|
||||||
|
*.000
|
||||||
|
*.bak
|
||||||
|
*.bck
|
||||||
|
*.kicad_pcb-bak
|
||||||
|
*.kicad_sch-bak
|
||||||
|
*-backups
|
||||||
|
*.kicad_prl
|
||||||
|
*.sch-bak
|
||||||
|
*~
|
||||||
|
_autosave-*
|
||||||
|
*.tmp
|
||||||
|
*-save.pro
|
||||||
|
*-save.kicad_pcb
|
||||||
|
fp-info-cache
|
||||||
|
|
||||||
|
# Netlist files (exported from Eeschema)
|
||||||
|
*.net
|
||||||
|
|
||||||
|
# Autorouter files (exported from Pcbnew)
|
||||||
|
*.dsn
|
||||||
|
*.ses
|
||||||
|
|
||||||
|
# Exported BOM files
|
||||||
|
*.xml
|
||||||
|
*.csv
|
||||||
|
|
36
.allspice/.gitignore/.gitignore.orcad
Normal file
36
.allspice/.gitignore/.gitignore.orcad
Normal file
@ -0,0 +1,36 @@
|
|||||||
|
# ---> OrCAD
|
||||||
|
# .gitignore for Cadence OrCAD projects
|
||||||
|
# Website: https://www.orcad.com/
|
||||||
|
|
||||||
|
### OrCAD ###
|
||||||
|
## Schematic
|
||||||
|
# schematic design lock file
|
||||||
|
*.DSNlck
|
||||||
|
# design backup archive
|
||||||
|
*.DBK
|
||||||
|
|
||||||
|
## PCB
|
||||||
|
# pcb design lock file
|
||||||
|
*.brd.lck
|
||||||
|
# generated autorouter metadata
|
||||||
|
*.did
|
||||||
|
# local backup file
|
||||||
|
AUTOSAVE.brd
|
||||||
|
*.SAV
|
||||||
|
last_import_time.txt
|
||||||
|
# generated journal files
|
||||||
|
*.jrl
|
||||||
|
# generated error log file
|
||||||
|
*.dmp
|
||||||
|
|
||||||
|
## General
|
||||||
|
*.log
|
||||||
|
# generated metadata file
|
||||||
|
*_convert.txt
|
||||||
|
# project lock file
|
||||||
|
*.OLBlck
|
||||||
|
# ultralibrarian generated documentation
|
||||||
|
ImportGuide.html
|
||||||
|
# generated orcad file, including which file was last opened
|
||||||
|
master.tag
|
||||||
|
|
5
.gitattributes
vendored
Normal file
5
.gitattributes
vendored
Normal file
@ -0,0 +1,5 @@
|
|||||||
|
*.[oO][uU][tT][jJ][oO][bB] binary linguist-detectable
|
||||||
|
*.[pP][cC][bB][dD][oO][cC] diff=allspice linguist-detectable
|
||||||
|
*.[pP][rR][jJ][pP][cC][bB] binary linguist-generated
|
||||||
|
*.[sS][cC][hH][dD][oO][cC] diff=allspice linguist-detectable
|
||||||
|
*.cmp diff=allspice linguist-detectable
|
22
.gitignore
vendored
Normal file
22
.gitignore
vendored
Normal file
@ -0,0 +1,22 @@
|
|||||||
|
# ---> AltiumDesigner
|
||||||
|
# For PCBs designed using Altium Designer
|
||||||
|
# Website: https://www.altium.com/altium-designer/
|
||||||
|
|
||||||
|
# Directories containing cache data
|
||||||
|
History
|
||||||
|
__Previews
|
||||||
|
|
||||||
|
# Directories containing logs and generated outputs
|
||||||
|
Project\ Logs*
|
||||||
|
Project\ Outputs*
|
||||||
|
|
||||||
|
# Misc files generated by altium
|
||||||
|
debug.log
|
||||||
|
Status\ Report.txt
|
||||||
|
*.PcbDoc.htm
|
||||||
|
*.SchDocPreview
|
||||||
|
*.PcbDocPreview
|
||||||
|
|
||||||
|
# Lock files sometimes left behind
|
||||||
|
.~lock.*
|
||||||
|
|
BIN
images/new_repo.png
Normal file
BIN
images/new_repo.png
Normal file
Binary file not shown.
Before Width: | Height: | Size: 1.3 MiB After Width: | Height: | Size: 1.3 MiB |
Loading…
Reference in New Issue
Block a user