Check DDR trace matching #5

Open
opened 2026-01-20 01:10:31 +00:00 by allspice-carah · 0 comments

@AllSpiceAlice I think this signal is part of a differential pair. Do we need to match it's pair with more symmetry, or can it handle this amount of mismatch?

Originally posted by @allspice-carah in #1 (comment)

!thumbnail[](parallella.brd){ view-coords="20.7,30.8,46.0,57.8" layers="3" variant="default" aspect-ratio="1.459" diff="AllSpice-Demos/Honeycrisp-SDAX-Demo:e3bd227a2e06a51e009f1a792a46dc8301aad123...d86f880abf4c72a7a39d3337390ac1a0a22b177c" pr="1" diff-visibility="full" } @AllSpiceAlice I think this signal is part of a differential pair. Do we need to match it's pair with more symmetry, or can it handle this amount of mismatch? _Originally posted by @allspice-carah in https://hub.allspice.io/AllSpice-Demos/Honeycrisp-SDAX-Demo/pulls/1#diff-e8fe56cd4d62da54d15803041a180cbf774be15e-issuecomment-42163_
allspice-carah added the
layout
label 2026-01-20 01:11:10 +00:00
allspice-carah added this to the V3 Project Update milestone 2026-01-20 01:12:04 +00:00
Sign in to join this conversation.
1 Participants
Notifications
Due Date
No due date set.
Dependencies

No dependencies set.

Reference: AllSpice-Demos/Honeycrisp-SDAX-Demo#5
No description provided.