V2 updates #6
Bootloader-ATMEGA16U.kicad_sch
Normal file
LOADING
42
DRC.rpt
Normal file
42
DRC.rpt
Normal file
@ -0,0 +1,42 @@
|
||||
** Drc report for C:\Users\Daniel\Documents\WIP\Allspice.io\git-sandbox\SingleBoardComputer\SingleBoardComputer.kicad_pcb **
|
||||
** Created on 2022-05-22 14:53:32 **
|
||||
|
||||
** Found 8 DRC violations **
|
||||
[courtyards_overlap]: Courtyards overlap
|
||||
Local override; Severity: error (excluded)
|
||||
@(5600.00 mils, 3600.00 mils): Footprint MTG2
|
||||
@(5500.00 mils, 3800.00 mils): Footprint J20
|
||||
[courtyards_overlap]: Courtyards overlap
|
||||
Local override; Severity: error (excluded)
|
||||
@(5600.00 mils, 4700.00 mils): Footprint MTG1
|
||||
@(5500.00 mils, 4900.00 mils): Footprint J2
|
||||
[courtyards_overlap]: Courtyards overlap
|
||||
Local override; Severity: error (excluded)
|
||||
@(4640.00 mils, 3000.00 mils): Footprint J3
|
||||
@(3600.00 mils, 3000.00 mils): Footprint MTG3
|
||||
[silk_over_copper]: Silkscreen clipped by solder mask
|
||||
Rule: board setup constraints silk; Severity: warning (excluded)
|
||||
@(3000.00 mils, 2900.00 mils): Line on Edge.Cuts
|
||||
@(3145.28 mils, 4882.48 mils): Line on F.Silkscreen
|
||||
[silk_over_copper]: Silkscreen clipped by solder mask
|
||||
Rule: board setup constraints silk; Severity: warning (excluded)
|
||||
@(3000.00 mils, 2900.00 mils): Line on Edge.Cuts
|
||||
@(2810.63 mils, 4520.28 mils): Line on F.Silkscreen
|
||||
[silk_over_copper]: Silkscreen clipped by solder mask
|
||||
Rule: board setup constraints silk; Severity: warning (excluded)
|
||||
@(3000.00 mils, 2900.00 mils): Line on Edge.Cuts
|
||||
@(3092.81 mils, 3742.52 mils): Line on F.Silkscreen
|
||||
[silk_over_copper]: Silkscreen clipped by solder mask
|
||||
Rule: board setup constraints silk; Severity: warning (excluded)
|
||||
@(3000.00 mils, 2900.00 mils): Line on Edge.Cuts
|
||||
@(2763.68 mils, 3257.48 mils): Line on F.Silkscreen
|
||||
[courtyards_overlap]: Courtyards overlap
|
||||
Local override; Severity: error (excluded)
|
||||
@(3600.00 mils, 3000.00 mils): Footprint MTG3
|
||||
@(4640.00 mils, 3000.00 mils): Footprint J3
|
||||
|
||||
** Found 0 unconnected pads **
|
||||
|
||||
** Found 0 Footprint errors **
|
||||
|
||||
** End of Report **
|
||||
Binary file not shown.
SingleBoardComputer.kicad_pcb
Normal file
LOADING
77
SingleBoardComputer.kicad_prl
Normal file
77
SingleBoardComputer.kicad_prl
Normal file
@ -0,0 +1,77 @@
|
||||
{
|
||||
"board": {
|
||||
"active_layer": 44,
|
||||
"active_layer_preset": "All Layers",
|
||||
"auto_track_width": true,
|
||||
"hidden_netclasses": [],
|
||||
"hidden_nets": [],
|
||||
"high_contrast_mode": 0,
|
||||
"net_color_mode": 1,
|
||||
"opacity": {
|
||||
"images": 0.6,
|
||||
"pads": 1.0,
|
||||
"tracks": 1.0,
|
||||
"vias": 1.0,
|
||||
"zones": 0.6
|
||||
},
|
||||
"selection_filter": {
|
||||
"dimensions": true,
|
||||
"footprints": true,
|
||||
"graphics": true,
|
||||
"keepouts": true,
|
||||
"lockedItems": false,
|
||||
"otherItems": true,
|
||||
"pads": true,
|
||||
"text": true,
|
||||
"tracks": true,
|
||||
"vias": true,
|
||||
"zones": true
|
||||
},
|
||||
"visible_items": [
|
||||
0,
|
||||
1,
|
||||
2,
|
||||
3,
|
||||
4,
|
||||
5,
|
||||
8,
|
||||
9,
|
||||
10,
|
||||
11,
|
||||
12,
|
||||
13,
|
||||
15,
|
||||
16,
|
||||
17,
|
||||
18,
|
||||
19,
|
||||
20,
|
||||
21,
|
||||
22,
|
||||
23,
|
||||
24,
|
||||
25,
|
||||
26,
|
||||
27,
|
||||
28,
|
||||
29,
|
||||
30,
|
||||
32,
|
||||
33,
|
||||
34,
|
||||
35,
|
||||
36,
|
||||
39,
|
||||
40
|
||||
],
|
||||
"visible_layers": "fffffff_ffffffff",
|
||||
"zone_display_mode": 0
|
||||
},
|
||||
"meta": {
|
||||
"filename": "SingleBoardComputer.kicad_prl",
|
||||
"version": 3
|
||||
},
|
||||
"project": {
|
||||
"files": []
|
||||
}
|
||||
}
|
||||
505
SingleBoardComputer.kicad_pro
Normal file
505
SingleBoardComputer.kicad_pro
Normal file
@ -0,0 +1,505 @@
|
||||
{
|
||||
"board": {
|
||||
"3dviewports": [],
|
||||
"design_settings": {
|
||||
"defaults": {
|
||||
"board_outline_line_width": 0.09999999999999999,
|
||||
"copper_line_width": 0.19999999999999998,
|
||||
"copper_text_italic": false,
|
||||
"copper_text_size_h": 1.5,
|
||||
"copper_text_size_v": 1.5,
|
||||
"copper_text_thickness": 0.3,
|
||||
"copper_text_upright": false,
|
||||
"courtyard_line_width": 0.049999999999999996,
|
||||
"dimension_precision": 4,
|
||||
"dimension_units": 3,
|
||||
"dimensions": {
|
||||
"arrow_length": 1270000,
|
||||
"extension_offset": 500000,
|
||||
"keep_text_aligned": true,
|
||||
"suppress_zeroes": false,
|
||||
"text_position": 0,
|
||||
"units_format": 1
|
||||
},
|
||||
"fab_line_width": 0.09999999999999999,
|
||||
"fab_text_italic": false,
|
||||
"fab_text_size_h": 1.0,
|
||||
"fab_text_size_v": 1.0,
|
||||
"fab_text_thickness": 0.15,
|
||||
"fab_text_upright": false,
|
||||
"other_line_width": 0.15,
|
||||
"other_text_italic": false,
|
||||
"other_text_size_h": 1.0,
|
||||
"other_text_size_v": 1.0,
|
||||
"other_text_thickness": 0.15,
|
||||
"other_text_upright": false,
|
||||
"pads": {
|
||||
"drill": 0.762,
|
||||
"height": 1.524,
|
||||
"width": 1.524
|
||||
},
|
||||
"silk_line_width": 0.15,
|
||||
"silk_text_italic": false,
|
||||
"silk_text_size_h": 0.508,
|
||||
"silk_text_size_v": 0.508,
|
||||
"silk_text_thickness": 0.0508,
|
||||
"silk_text_upright": false,
|
||||
"zones": {
|
||||
"45_degree_only": false,
|
||||
"min_clearance": 0.508
|
||||
}
|
||||
},
|
||||
"diff_pair_dimensions": [
|
||||
{
|
||||
"gap": 0.0,
|
||||
"via_gap": 0.0,
|
||||
"width": 0.0
|
||||
}
|
||||
],
|
||||
"drc_exclusions": [
|
||||
"silk_over_copper|76200000|114815000|87b8b328-7c18-46dd-9c02-abb9ed66fc64|926f1372-a754-462d-b6bc-e9e4c844a0d4",
|
||||
"silk_over_copper|76200000|124015000|87b8b328-7c18-46dd-9c02-abb9ed66fc64|7a6114dc-3e6e-4244-a026-dd5cc7d536f2",
|
||||
"silk_over_copper|76200000|82740000|87b8b328-7c18-46dd-9c02-abb9ed66fc64|b088434a-b9ba-4be7-88e6-4a2943e64cc2",
|
||||
"silk_over_copper|76200000|95060000|87b8b328-7c18-46dd-9c02-abb9ed66fc64|4c921ba0-fa7f-44b2-ab6c-5233c1322f1f"
|
||||
],
|
||||
"meta": {
|
||||
"version": 2
|
||||
},
|
||||
"rule_severities": {
|
||||
"annular_width": "error",
|
||||
"clearance": "error",
|
||||
"connection_width": "warning",
|
||||
"copper_edge_clearance": "error",
|
||||
"copper_sliver": "warning",
|
||||
"courtyards_overlap": "error",
|
||||
"diff_pair_gap_out_of_range": "error",
|
||||
"diff_pair_uncoupled_length_too_long": "error",
|
||||
"drill_out_of_range": "error",
|
||||
"duplicate_footprints": "warning",
|
||||
"extra_footprint": "warning",
|
||||
"footprint": "error",
|
||||
"footprint_type_mismatch": "error",
|
||||
"hole_clearance": "error",
|
||||
"hole_near_hole": "error",
|
||||
"invalid_outline": "error",
|
||||
"isolated_copper": "warning",
|
||||
"item_on_disabled_layer": "error",
|
||||
"items_not_allowed": "error",
|
||||
"length_out_of_range": "error",
|
||||
"lib_footprint_issues": "warning",
|
||||
"lib_footprint_mismatch": "warning",
|
||||
"malformed_courtyard": "error",
|
||||
"microvia_drill_out_of_range": "error",
|
||||
"missing_courtyard": "ignore",
|
||||
"missing_footprint": "warning",
|
||||
"net_conflict": "warning",
|
||||
"npth_inside_courtyard": "ignore",
|
||||
"padstack": "error",
|
||||
"pth_inside_courtyard": "ignore",
|
||||
"shorting_items": "error",
|
||||
"silk_edge_clearance": "warning",
|
||||
"silk_over_copper": "warning",
|
||||
"silk_overlap": "warning",
|
||||
"skew_out_of_range": "error",
|
||||
"solder_mask_bridge": "error",
|
||||
"starved_thermal": "error",
|
||||
"text_height": "warning",
|
||||
"text_thickness": "warning",
|
||||
"through_hole_pad_without_hole": "error",
|
||||
"too_many_vias": "error",
|
||||
"track_dangling": "warning",
|
||||
"track_width": "error",
|
||||
"tracks_crossing": "error",
|
||||
"unconnected_items": "error",
|
||||
"unresolved_variable": "error",
|
||||
"via_dangling": "warning",
|
||||
"zones_intersect": "error"
|
||||
},
|
||||
"rules": {
|
||||
"allow_blind_buried_vias": false,
|
||||
"allow_microvias": false,
|
||||
"max_error": 0.005,
|
||||
"min_clearance": 0.0,
|
||||
"min_connection": 0.0,
|
||||
"min_copper_edge_clearance": 0.0,
|
||||
"min_hole_clearance": 0.25,
|
||||
"min_hole_to_hole": 0.25,
|
||||
"min_microvia_diameter": 0.19999999999999998,
|
||||
"min_microvia_drill": 0.09999999999999999,
|
||||
"min_resolved_spokes": 2,
|
||||
"min_silk_clearance": 0.0,
|
||||
"min_text_height": 0.7999999999999999,
|
||||
"min_text_thickness": 0.08,
|
||||
"min_through_hole_diameter": 0.3,
|
||||
"min_track_width": 0.19999999999999998,
|
||||
"min_via_annular_width": 0.049999999999999996,
|
||||
"min_via_diameter": 0.39999999999999997,
|
||||
"solder_mask_clearance": 0.0,
|
||||
"solder_mask_min_width": 0.0,
|
||||
"solder_mask_to_copper_clearance": 0.0,
|
||||
"use_height_for_length_calcs": true
|
||||
},
|
||||
"teardrop_options": [
|
||||
{
|
||||
"td_allow_use_two_tracks": true,
|
||||
"td_curve_segcount": 5,
|
||||
"td_on_pad_in_zone": false,
|
||||
"td_onpadsmd": true,
|
||||
"td_onroundshapesonly": false,
|
||||
"td_ontrackend": false,
|
||||
"td_onviapad": true
|
||||
}
|
||||
],
|
||||
"teardrop_parameters": [
|
||||
{
|
||||
"td_curve_segcount": 0,
|
||||
"td_height_ratio": 1.0,
|
||||
"td_length_ratio": 0.5,
|
||||
"td_maxheight": 2.0,
|
||||
"td_maxlen": 1.0,
|
||||
"td_target_name": "td_round_shape",
|
||||
"td_width_to_size_filter_ratio": 0.9
|
||||
},
|
||||
{
|
||||
"td_curve_segcount": 0,
|
||||
"td_height_ratio": 1.0,
|
||||
"td_length_ratio": 0.5,
|
||||
"td_maxheight": 2.0,
|
||||
"td_maxlen": 1.0,
|
||||
"td_target_name": "td_rect_shape",
|
||||
"td_width_to_size_filter_ratio": 0.9
|
||||
},
|
||||
{
|
||||
"td_curve_segcount": 0,
|
||||
"td_height_ratio": 1.0,
|
||||
"td_length_ratio": 0.5,
|
||||
"td_maxheight": 2.0,
|
||||
"td_maxlen": 1.0,
|
||||
"td_target_name": "td_track_end",
|
||||
"td_width_to_size_filter_ratio": 0.9
|
||||
}
|
||||
],
|
||||
"track_widths": [
|
||||
0.0
|
||||
],
|
||||
"via_dimensions": [
|
||||
{
|
||||
"diameter": 0.0,
|
||||
"drill": 0.0
|
||||
}
|
||||
],
|
||||
"zones_allow_external_fillets": false,
|
||||
"zones_use_no_outline": true
|
||||
},
|
||||
"layer_presets": [],
|
||||
"viewports": []
|
||||
},
|
||||
"boards": [],
|
||||
"cvpcb": {
|
||||
"equivalence_files": []
|
||||
},
|
||||
"erc": {
|
||||
"erc_exclusions": [],
|
||||
"meta": {
|
||||
"version": 0
|
||||
},
|
||||
"pin_map": [
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
1,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
1,
|
||||
2,
|
||||
1,
|
||||
1,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
0,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
1,
|
||||
2,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
1,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2
|
||||
]
|
||||
],
|
||||
"rule_severities": {
|
||||
"bus_definition_conflict": "error",
|
||||
"bus_entry_needed": "error",
|
||||
"bus_label_syntax": "error",
|
||||
"bus_to_bus_conflict": "error",
|
||||
"bus_to_net_conflict": "error",
|
||||
"different_unit_footprint": "error",
|
||||
"different_unit_net": "error",
|
||||
"duplicate_reference": "error",
|
||||
"duplicate_sheet_names": "error",
|
||||
"extra_units": "error",
|
||||
"global_label_dangling": "warning",
|
||||
"hier_label_mismatch": "error",
|
||||
"label_dangling": "error",
|
||||
"lib_symbol_issues": "warning",
|
||||
"multiple_net_names": "warning",
|
||||
"net_not_bus_member": "warning",
|
||||
"no_connect_connected": "warning",
|
||||
"no_connect_dangling": "warning",
|
||||
"pin_not_connected": "error",
|
||||
"pin_not_driven": "error",
|
||||
"pin_to_pin": "warning",
|
||||
"power_pin_not_driven": "error",
|
||||
"similar_labels": "warning",
|
||||
"unannotated": "error",
|
||||
"unit_value_mismatch": "error",
|
||||
"unresolved_variable": "error",
|
||||
"wire_dangling": "error"
|
||||
}
|
||||
},
|
||||
"libraries": {
|
||||
"pinned_footprint_libs": [],
|
||||
"pinned_symbol_libs": []
|
||||
},
|
||||
"meta": {
|
||||
"filename": "SingleBoardComputer.kicad_pro",
|
||||
"version": 1
|
||||
},
|
||||
"net_settings": {
|
||||
"classes": [
|
||||
{
|
||||
"bus_width": 12,
|
||||
"clearance": 0.2,
|
||||
"diff_pair_gap": 0.25,
|
||||
"diff_pair_via_gap": 0.25,
|
||||
"diff_pair_width": 0.2,
|
||||
"line_style": 0,
|
||||
"microvia_diameter": 0.3,
|
||||
"microvia_drill": 0.1,
|
||||
"name": "Default",
|
||||
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
||||
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
||||
"track_width": 0.25,
|
||||
"via_diameter": 0.8,
|
||||
"via_drill": 0.4,
|
||||
"wire_width": 6
|
||||
}
|
||||
],
|
||||
"meta": {
|
||||
"version": 3
|
||||
},
|
||||
"net_colors": null,
|
||||
"netclass_assignments": null,
|
||||
"netclass_patterns": []
|
||||
},
|
||||
"pcbnew": {
|
||||
"last_paths": {
|
||||
"gencad": "",
|
||||
"idf": "",
|
||||
"netlist": "",
|
||||
"specctra_dsn": "",
|
||||
"step": "",
|
||||
"vrml": ""
|
||||
},
|
||||
"page_layout_descr_file": "sheet-dwg.kicad_wks"
|
||||
},
|
||||
"schematic": {
|
||||
"annotate_start_num": 0,
|
||||
"drawing": {
|
||||
"default_line_thickness": 6.0,
|
||||
"default_text_size": 50.0,
|
||||
"field_names": [],
|
||||
"intersheets_ref_own_page": false,
|
||||
"intersheets_ref_prefix": "",
|
||||
"intersheets_ref_short": false,
|
||||
"intersheets_ref_show": false,
|
||||
"intersheets_ref_suffix": "",
|
||||
"junction_size_choice": 3,
|
||||
"label_size_ratio": 0.375,
|
||||
"pin_symbol_size": 25.0,
|
||||
"text_offset_ratio": 0.15
|
||||
},
|
||||
"legacy_lib_dir": "",
|
||||
"legacy_lib_list": [],
|
||||
"meta": {
|
||||
"version": 1
|
||||
},
|
||||
"net_format_name": "KiCad",
|
||||
"ngspice": {
|
||||
"fix_include_paths": true,
|
||||
"fix_passive_vals": false,
|
||||
"meta": {
|
||||
"version": 0
|
||||
},
|
||||
"model_mode": 0,
|
||||
"workbook_filename": ""
|
||||
},
|
||||
"page_layout_descr_file": "",
|
||||
"plot_directory": "",
|
||||
"spice_adjust_passive_values": false,
|
||||
"spice_external_command": "spice \"%I\"",
|
||||
"subpart_first_id": 65,
|
||||
"subpart_id_separator": 0
|
||||
},
|
||||
"sheets": [
|
||||
[
|
||||
"0f636aba-d290-427e-af40-e046961774ac",
|
||||
""
|
||||
],
|
||||
[
|
||||
"069afe5b-33fc-4c81-8e14-9833c58df62f",
|
||||
"Bootloader-ATMEGA16U2"
|
||||
],
|
||||
[
|
||||
"61c0e7a2-9687-49f8-b505-8882071f923b",
|
||||
"VREG"
|
||||
]
|
||||
],
|
||||
"text_variables": {}
|
||||
}
|
||||
SingleBoardComputer.kicad_sch
Normal file
LOADING
48
SingleBoardComputer_TH_SMD_COUNT.txt
Normal file
48
SingleBoardComputer_TH_SMD_COUNT.txt
Normal file
@ -0,0 +1,48 @@
|
||||
PCB statistics report
|
||||
=====================
|
||||
- Date: 2022-05-22 2:51:27 PM
|
||||
- Project: SingleBoardComputer
|
||||
- Board name: SingleBoardComputer
|
||||
|
||||
Board
|
||||
-----
|
||||
- Width: 2700.00 mils
|
||||
- Height: 2100.00 mils
|
||||
- Area: 5600000.00 sq. mils
|
||||
|
||||
Pads
|
||||
----
|
||||
- Through hole: 61
|
||||
- SMD: 198
|
||||
- Connector: 0
|
||||
- NPTH: 4
|
||||
|
||||
Vias
|
||||
----
|
||||
- Through vias: 83
|
||||
- Blind/buried: 0
|
||||
- Micro vias: 0
|
||||
|
||||
Components
|
||||
----------
|
||||
|
||||
| | Front Side | Back Side | Total |
|
||||
|--------|------------|-----------|-------|
|
||||
|THT: | 11 | 0 | 11 |
|
||||
|SMD: | 48 | 0 | 48 |
|
||||
|Total: | 59 | 0 | 59 |
|
||||
| | | | |
|
||||
|
||||
Drill holes
|
||||
-----------
|
||||
|
||||
| Count | Shape | X Size | Y Size | Plated | Via/Pad | Start Layer | Stop Layer |
|
||||
|-------|-------|-------------|-------------|--------|---------|-------------|------------|
|
||||
| 83 | Round | 15.75 mils | 15.75 mils | PTH | Via | F.Cu | B.Cu |
|
||||
| 48 | Round | 39.37 mils | 39.37 mils | PTH | Pad | F.Cu | B.Cu |
|
||||
| 4 | Round | 125.98 mils | 125.98 mils | NPTH | Pad | F.Cu | B.Cu |
|
||||
| 4 | Round | 23.62 mils | 23.62 mils | PTH | Pad | F.Cu | B.Cu |
|
||||
| 4 | Round | 36.22 mils | 36.22 mils | PTH | Pad | F.Cu | B.Cu |
|
||||
| 2 | Slot | 118.11 mils | 31.50 mils | PTH | Pad | F.Cu | B.Cu |
|
||||
| 2 | Round | 91.73 mils | 91.73 mils | PTH | Pad | F.Cu | B.Cu |
|
||||
| 1 | Slot | 133.86 mils | 31.50 mils | PTH | Pad | F.Cu | B.Cu |
|
||||
VREG_5V_3.3V.kicad_sch
Normal file
LOADING
90070
fp-info-cache
Normal file
90070
fp-info-cache
Normal file
File diff suppressed because it is too large
Load Diff
BIN
images/SingleBoardComputer3D-Bottom.png
Normal file
BIN
images/SingleBoardComputer3D-Bottom.png
Normal file
Binary file not shown.
|
Before Width: | Height: | Size: 307 KiB After Width: | Height: | Size: 307 KiB |
BIN
images/SingleBoardComputer3D-Top.png
Normal file
BIN
images/SingleBoardComputer3D-Top.png
Normal file
Binary file not shown.
|
Before Width: | Height: | Size: 434 KiB After Width: | Height: | Size: 434 KiB |
4
sheet-dwg.kicad_wks
Normal file
4
sheet-dwg.kicad_wks
Normal file
@ -0,0 +1,4 @@
|
||||
(kicad_wks (version 20220228) (generator pl_editor)
|
||||
(setup (textsize 1.5 1.5)(linewidth 0.15)(textlinewidth 0.15)
|
||||
(left_margin 10)(right_margin 10)(top_margin 10)(bottom_margin 10))
|
||||
)
|
||||
Loading…
Reference in New Issue
Block a user