mirror of
https://github.com/EEVengers/ThunderScope.git
synced 2025-04-22 17:43:44 +00:00
Refactored Schematic
This commit is contained in:
parent
f9a3bc2b47
commit
6a02919604
Hardware/KiCad/Thunderscope_Rev5
LOADING design file
LOADING design file
LOADING design file
LOADING design file
LOADING design file
LOADING design file
LOADING design file
LOADING design file
LOADING design file
@ -772,10 +772,22 @@
|
||||
"5b9d4801-a91b-4563-ba0d-f8916f550354",
|
||||
"Clock Generator"
|
||||
],
|
||||
[
|
||||
"ed55ca86-b434-4533-9cc2-1facf1ee6c7b",
|
||||
"ACQ and FE Voltage Regs"
|
||||
],
|
||||
[
|
||||
"0f922f52-a6e9-41f0-8991-df4889546a95",
|
||||
"FPGA"
|
||||
],
|
||||
[
|
||||
"3dc749f1-bb54-4961-a356-74c6bb9263ea",
|
||||
"FPGA IO Banks"
|
||||
],
|
||||
[
|
||||
"9e3a6ae2-4fbe-4717-950b-8a09c623e35a",
|
||||
"FPGA Config and Transceivers"
|
||||
],
|
||||
[
|
||||
"038472ca-999a-4bdd-b362-e2f5a3e05e32",
|
||||
"FPGA Power Inputs"
|
||||
@ -784,22 +796,6 @@
|
||||
"578d4253-e95a-4587-beab-a07f275c1e48",
|
||||
"FPGA Voltage Regs"
|
||||
],
|
||||
[
|
||||
"3dc749f1-bb54-4961-a356-74c6bb9263ea",
|
||||
"FPGA IO Banks"
|
||||
],
|
||||
[
|
||||
"9e3a6ae2-4fbe-4717-950b-8a09c623e35a",
|
||||
"FPGA Configuration"
|
||||
],
|
||||
[
|
||||
"5b690b34-da30-402b-8eca-e7471fc86210",
|
||||
"FPGA Transceivers"
|
||||
],
|
||||
[
|
||||
"ed55ca86-b434-4533-9cc2-1facf1ee6c7b",
|
||||
"ACQ and FE Voltage Regs"
|
||||
],
|
||||
[
|
||||
"95dd7985-f010-4388-84bb-3ad8f1a365a2",
|
||||
"PCIe_x4"
|
||||
@ -807,10 +803,6 @@
|
||||
[
|
||||
"1740d22d-1854-48db-a246-157789f9c7e2",
|
||||
"M.2_Key_M"
|
||||
],
|
||||
[
|
||||
"4fd15650-a4c4-4d94-afbf-a5fab92becb6",
|
||||
"User IO"
|
||||
]
|
||||
],
|
||||
"text_variables": {
|
||||
|
LOADING design file
Loading…
Reference in New Issue
Block a user