mirror of
https://github.com/EEVengers/ThunderScope.git
synced 2025-12-27 18:36:48 +00:00
184 lines
3.5 KiB
Plaintext
184 lines
3.5 KiB
Plaintext
{
|
|
"board": {
|
|
"active_layer": 0,
|
|
"active_layer_preset": "",
|
|
"auto_track_width": false,
|
|
"hidden_netclasses": [
|
|
"LVDS",
|
|
"PWR"
|
|
],
|
|
"hidden_nets": [
|
|
"/ADC/+1V8A",
|
|
"/ADC/+1V8D",
|
|
"/ACQ and FE Voltage Regs/+5V_R_PGA",
|
|
"/CH4/+VPGA",
|
|
"+2V5",
|
|
"+3V3",
|
|
"+1V8",
|
|
"+1V2_MGT",
|
|
"+1V0",
|
|
"+1V0_MGT",
|
|
"-5V",
|
|
"+VBIAS",
|
|
"+3V3_PGA",
|
|
"+1V8APLL",
|
|
"+5V3",
|
|
"-VBIAS",
|
|
"+1V8_ACQ",
|
|
"GND",
|
|
"+5V",
|
|
"+VUSB",
|
|
"+3V3_ACQ",
|
|
"/TS-PCIe Components/+12V_PCIe_R",
|
|
"/ACQ and FE Voltage Regs/+5V3_R_CP",
|
|
"/ACQ and FE Voltage Regs/+5V3_R_LDO",
|
|
"/TS-USB4 Components/+VUSB_M2",
|
|
"/TS-PCIe Components/+12V_PCIe",
|
|
"/ACQ and FE Voltage Regs/+VUSB_R_ACQ",
|
|
"/ACQ and FE Voltage Regs/+2V5_R_ACQ",
|
|
"/CH1/+VPGA",
|
|
"/CH2/+VPGA",
|
|
"/CH3/+VPGA",
|
|
"/TS-USB4 Components/+VUSB_R",
|
|
"/FPGA/FPGA Voltage Regs/+1V0_R",
|
|
"/FPGA/FPGA Voltage Regs/+2V5_R",
|
|
"/FPGA/FPGA Voltage Regs/+1V8_R",
|
|
"/FPGA/FPGA Voltage Regs/+3V3_R",
|
|
"/FPGA/FPGA Voltage Regs/+1V8_R_LDO"
|
|
],
|
|
"high_contrast_mode": 0,
|
|
"net_color_mode": 2,
|
|
"opacity": {
|
|
"images": 0.6,
|
|
"pads": 1.0,
|
|
"shapes": 1.0,
|
|
"tracks": 1.0,
|
|
"vias": 1.0,
|
|
"zones": 0.800000011920929
|
|
},
|
|
"selection_filter": {
|
|
"dimensions": true,
|
|
"footprints": true,
|
|
"graphics": true,
|
|
"keepouts": false,
|
|
"lockedItems": false,
|
|
"otherItems": true,
|
|
"pads": true,
|
|
"text": true,
|
|
"tracks": true,
|
|
"vias": true,
|
|
"zones": false
|
|
},
|
|
"visible_items": [
|
|
"vias",
|
|
"footprint_text",
|
|
"footprint_anchors",
|
|
"ratsnest",
|
|
"grid",
|
|
"footprints_front",
|
|
"footprints_back",
|
|
"footprint_values",
|
|
"footprint_references",
|
|
"tracks",
|
|
"drc_errors",
|
|
"drawing_sheet",
|
|
"bitmaps",
|
|
"pads",
|
|
"zones",
|
|
"drc_warnings",
|
|
"conflict_shadows",
|
|
"shapes"
|
|
],
|
|
"visible_layers": "00000000_00000000_00000000_02000003",
|
|
"zone_display_mode": 0
|
|
},
|
|
"git": {
|
|
"repo_password": "",
|
|
"repo_type": "",
|
|
"repo_username": "",
|
|
"ssh_key": ""
|
|
},
|
|
"meta": {
|
|
"filename": "Thunderscope_Rev5.kicad_prl",
|
|
"version": 5
|
|
},
|
|
"net_inspector_panel": {
|
|
"col_hidden": [
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false,
|
|
false
|
|
],
|
|
"col_order": [
|
|
0,
|
|
1,
|
|
2,
|
|
3,
|
|
4,
|
|
5,
|
|
6,
|
|
7,
|
|
8,
|
|
9,
|
|
10,
|
|
11,
|
|
12,
|
|
13
|
|
],
|
|
"col_widths": [
|
|
162,
|
|
147,
|
|
91,
|
|
67,
|
|
91,
|
|
91,
|
|
91,
|
|
71,
|
|
91,
|
|
91,
|
|
91,
|
|
91,
|
|
91,
|
|
570
|
|
],
|
|
"custom_group_rules": [],
|
|
"expanded_rows": [],
|
|
"filter_by_net_name": true,
|
|
"filter_by_netclass": true,
|
|
"filter_text": "",
|
|
"group_by_constraint": false,
|
|
"group_by_netclass": false,
|
|
"show_unconnected_nets": false,
|
|
"show_zero_pad_nets": false,
|
|
"sort_ascending": true,
|
|
"sorting_column": 0
|
|
},
|
|
"open_jobsets": [],
|
|
"project": {
|
|
"files": []
|
|
},
|
|
"schematic": {
|
|
"selection_filter": {
|
|
"graphics": true,
|
|
"images": true,
|
|
"labels": true,
|
|
"lockedItems": false,
|
|
"otherItems": true,
|
|
"pins": true,
|
|
"symbols": true,
|
|
"text": true,
|
|
"wires": true
|
|
}
|
|
}
|
|
}
|