Tubii_Tk2/Parts/parts/ecl/10e131/entity/vhdl.vhd

19 lines
531 B
VHDL
Raw Normal View History

2015-02-28 00:09:38 +00:00
-- generated by newgenasym Mon Sep 08 15:36:29 2014
library ieee;
use ieee.std_logic_1164.all;
use work.all;
entity \10e131\ is
generic (
size:positive:= 1
);
port (
CLK: IN STD_LOGIC;
D: IN STD_LOGIC_VECTOR (size-1 DOWNTO 0);
EN: IN STD_LOGIC;
Q: OUT STD_LOGIC_VECTOR (size-1 DOWNTO 0);
\q*\: OUT STD_LOGIC_VECTOR (size-1 DOWNTO 0);
R: IN STD_LOGIC;
S: IN STD_LOGIC);
end \10e131\;