|
Documentation
|
Added documentation
|
2016-01-26 18:51:25 -05:00 |
|
Parts
|
Went through each part to make BOM better
|
2015-06-04 19:44:13 -04:00 |
|
adw
|
Finished layout and such for new regulator (hope it works
|
2015-05-29 18:36:27 -04:00 |
|
cdssetup
|
Made some rooms and layed them out
|
2015-03-07 23:39:19 -05:00 |
|
signoise.run
|
Commiting here b/c synching isn't changing layout...needs to be fixed
|
2015-05-12 19:56:40 -04:00 |
|
temp
|
Bookkeeping update, no real changes
|
2015-09-07 11:41:52 -04:00 |
|
worklib
|
Added documentation
|
2016-01-26 18:51:25 -05:00 |
|
Finished3D.png
|
Added some screenshots
|
2015-04-23 15:31:38 -04:00 |
|
FinishedLayout.png
|
Added some screenshots
|
2015-04-23 15:31:38 -04:00 |
|
PortsList.txt
|
Did layout for Baseline_Buffer and added package to hct123
|
2015-03-07 22:33:10 -05:00 |
|
TubiiPCB_V6.SAV
|
Routed unnused mz ribbons
|
2015-05-28 02:12:18 -04:00 |
|
allegro_P00416.6_AllegroMiniDump.dmp
|
Routed unnused mz ribbons
|
2015-05-28 02:12:18 -04:00 |
|
cds.lib
|
Initial Commit. Created Hierchy Blocks
|
2015-02-27 19:09:38 -05:00 |
|
extract.log
|
Commiting here b/c synching isn't changing layout...needs to be fixed
|
2015-05-12 19:56:40 -04:00 |
|
netlist.txt
|
Made rooms have 'soft' boundaries
|
2015-05-11 14:15:36 -04:00 |
|
pad_designer.jrl
|
Changed via-line spacing to 10 mils and fixed DRCs
|
2015-05-19 19:36:46 -04:00 |
|
refcds.lib
|
Initial Commit. Created Hierchy Blocks
|
2015-02-27 19:09:38 -05:00 |
|
tubii_tk2.cpm
|
Bookkeeping update, no real changes
|
2015-09-07 11:41:52 -04:00 |
89341cf91a
