14 lines
163 B
Verilog
14 lines
163 B
Verilog
// generated by newgenasym Thu May 28 15:10:16 2015
|
|
|
|
|
|
module eleccap (\1 , \2 );
|
|
inout \1 ;
|
|
inout \2 ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|