14 lines
163 B
Verilog
14 lines
163 B
Verilog
// generated by newgenasym Tue May 26 14:10:28 2015
|
|
|
|
|
|
module bas16lt1 (an, cat);
|
|
input an;
|
|
output cat;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|