13 lines
167 B
Verilog
13 lines
167 B
Verilog
// generated by newgenasym Thu May 28 01:16:03 2015
|
|
|
|
|
|
module back_ports (unnused_mz);
|
|
input [0:15] unnused_mz;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|