12 lines
122 B
Verilog
12 lines
122 B
Verilog
// generated by newgenasym Sat Feb 28 23:22:36 2015
|
|
|
|
|
|
module block1 ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|