8 lines
147 B
VHDL
8 lines
147 B
VHDL
-- generated by newgenasym Sat Feb 28 23:22:36 2015
|
|
|
|
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
use work.all;
|
|
entity block1 is
|
|
end block1;
|