Tubii_Tk2/worklib/block3/entity/verilog.v
2015-03-05 18:36:20 -05:00

12 lines
122 B
Verilog

// generated by newgenasym Thu Mar 05 18:01:03 2015
module block3 ;
initial
begin
end
endmodule