12 lines
122 B
Verilog
12 lines
122 B
Verilog
// generated by newgenasym Mon May 18 11:56:28 2015
|
|
|
|
|
|
module block4 ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|