57 lines
2.5 KiB
CSS
57 lines
2.5 KiB
CSS
C -750 475 "CHANGE_CLK_P" -770 452 0 1 47 0 R
|
|
X "VHDL_MODE" "IN" -770 408 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
X "PIN_TEXT" "CHANGE_CLK_P" -690 452 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
C -750 400 "CHANGE_CLK_N" -770 377 0 1 47 0 R
|
|
X "VHDL_MODE" "IN" -770 333 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
X "PIN_TEXT" "CHANGE_CLK_N" -690 377 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
C -750 275 "DEFAULT_CLK2_P" -770 252 0 1 47 0 R
|
|
X "VHDL_MODE" "IN" -770 208 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
X "PIN_TEXT" "DEFAULT_CLK2_P" -690 252 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
C -750 225 "DEFAULT_CLK2_N" -770 202 0 1 47 0 R
|
|
X "VHDL_MODE" "IN" -770 158 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
X "PIN_TEXT" "DEFAULT_CLK2_N" -690 202 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
C -750 100 "BCKP_CLK2_P" -770 77 0 1 47 0 R
|
|
X "VHDL_MODE" "IN" -770 33 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
X "PIN_TEXT" "BCKP_CLK2_P" -690 77 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
C -750 25 "BCKP_CLK2_N" -770 2 0 1 47 0 R
|
|
X "VHDL_MODE" "IN" -770 -42 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
X "PIN_TEXT" "BCKP_CLK2_N" -690 2 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
C -750 -125 "BCKP_CLK3_P" -770 -148 0 1 47 0 R
|
|
X "VHDL_MODE" "IN" -770 -192 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
X "PIN_TEXT" "BCKP_CLK3_P" -690 -148 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
C -750 -200 "BCKP_CLK3_N" -770 -223 0 1 47 0 R
|
|
X "VHDL_MODE" "IN" -770 -267 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
X "PIN_TEXT" "BCKP_CLK3_N" -690 -223 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
C 750 450 "CLK100_P" 770 427 0 1 47 0 L
|
|
X "VHDL_MODE" "OUT" 770 383 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
X "PIN_TEXT" "CLK100_P" 690 427 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
C 750 375 "CLK100_N" 770 352 0 1 47 0 L
|
|
X "VHDL_MODE" "OUT" 770 308 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
X "PIN_TEXT" "CLK100_N" 690 352 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
C 750 225 "CLK100_TTL" 770 202 0 1 47 0 L
|
|
X "VHDL_MODE" "OUT" 770 158 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
X "PIN_TEXT" "CLK100_TTL" 690 202 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
C 750 50 "BCKP_USED" 770 27 0 1 47 0 L
|
|
X "VHDL_MODE" "OUT" 770 -17 0.00 0.00 47 0 0 0 0 0 1 0 99
|
|
X "PIN_TEXT" "BCKP_USED" 690 27 0.00 0.00 47 0 0 2 0 0 1 0 99
|
|
L 750 50 700 50 -1 16
|
|
L 700 725 700 -500 -1 16
|
|
L 750 225 700 225 -1 16
|
|
L 750 450 700 450 -1 16
|
|
L -750 -125 -700 -125 -1 16
|
|
L -700 725 -700 -500 -1 16
|
|
L -750 100 -700 100 -1 16
|
|
L -750 275 -700 275 -1 16
|
|
L -750 475 -700 475 -1 16
|
|
L -700 625 700 625 -1 16
|
|
L -700 -500 700 -500 -1 16
|
|
L 700 725 -700 725 -1 16
|
|
A 725 375 25 0.00 359.91 74
|
|
A -725 -200 25 0.00 359.91 74
|
|
A -725 25 25 0.00 359.91 74
|
|
A -725 225 25 0.00 359.91 74
|
|
A -725 400 25 0.00 359.91 74
|
|
T 0 665 0.00 0.00 47 0 0 1 0 11 0
|
|
CHANGE_CLKS
|
|
P "BLOCK" "TRUE" 0 10 0.00 0.00 47 0 0 1 0 0 0 0 99
|