12 lines
135 B
Verilog
12 lines
135 B
Verilog
// generated by newgenasym Sat Feb 28 21:29:53 2015
|
|
|
|
|
|
module generic_async_delay ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|