8 lines
173 B
VHDL
8 lines
173 B
VHDL
-- generated by newgenasym Sat Feb 28 20:05:11 2015
|
|
|
|
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
use work.all;
|
|
entity generic_async_pulse is
|
|
end generic_async_pulse;
|