12 lines
124 B
Verilog
12 lines
124 B
Verilog
// generated by newgenasym Wed Mar 04 11:32:39 2015
|
|
|
|
|
|
module lvds_ecl ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|