12 lines
123 B
Verilog
12 lines
123 B
Verilog
// generated by newgenasym Wed Mar 04 11:32:43 2015
|
|
|
|
|
|
module nim_ecl ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|