13 lines
160 B
Verilog
13 lines
160 B
Verilog
// generated by newgenasym Sat Mar 07 15:44:29 2015
|
|
|
|
|
|
module scaler_ports (scaler);
|
|
input [1:6] scaler;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|