13 lines
156 B
Verilog
13 lines
156 B
Verilog
// generated by newgenasym Sun Mar 01 03:06:01 2015
|
|
|
|
|
|
module tubii_spkr (spkr_sig);
|
|
input spkr_sig;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|