AllSpiceMirrors/oresat-c3-hardware
0
Fork 0
mirror of https://github.com/oresat/oresat-c3-hardware.git synced 2025-04-03 00:46:54 +00:00
Files Issues Releases Activity
C3 (Command, Communication, and Control) our Command and Data Handling (C&DH) card.
373 Commits 3 Branches 8 Tags 110 MiB
XML 100%
master
Go to file
Andrew Greenberg e9b02527ca Added MFR, MPN, Description, DST, and DPN to all components using the amazing KiCAD table properties editor. Yay KiCAD. Attemping to make the BOM be self-assembling.
2024-04-16 22:37:28 -07:00
doc Simulated 30 second v6 watchdog circuit and fixed up watchdog in KiCAD. 2023-05-05 12:29:15 -07:00
eagle Fixes some test point numbers. 2023-02-18 18:12:52 -08:00
kicad Added MFR, MPN, Description, DST, and DPN to all components using the amazing KiCAD table properties editor. Yay KiCAD. Attemping to make the BOM be self-assembling. 2024-04-16 22:37:28 -07:00
.gitignore ignore build directories 2023-08-29 00:23:08 -07:00
LICENSE.md Updated to the CERN-OHL-S v2! 2021-02-07 05:24:50 -08:00
oresat-c3-blockdiagram.png Updated readme! 2024-04-09 02:45:12 -07:00
oresat-c3-breadboard.jpg Updated the readme 2021-02-07 05:11:31 -08:00
oresat-c3-v3.png Updated the readme 2021-02-07 05:11:31 -08:00
oresat-c3-v4.jpg Updated the readme 2021-02-07 05:11:31 -08:00
oresat-c3-v6.jpg Updated readme! 2024-04-09 02:45:12 -07:00
README.md Update README.md 2024-04-09 02:48:52 -07:00

README.md

oresat-c3

General information

This is the C3 (Command, Communication, and Control) card for OreSat. It acts as the central control point for the entire OreSat project, provides telemetry to the ground, and receiver commands. It's the "on board computer" (OBC) of the OreSat bus. It has:

  • Octavo OSD335x-SM SIP AM335X-based Cortex A8 Microporcessor
  • On Semi AX5043-based L Band (1.265 GHz) receiver
  • On Semi AX5043-based UHF Band (436.5 MHz) receiver and transmitter with 1W PA.
  • Custom radiation tolerant watchdog timer based on the TI TLV1042 comparator.
  • 16 GB eMMC flash data storage
  • 1 Mbit of FRAM for high reliability state and variable storage
  • Supercapacitor-backed up RTC
  • Two antenna deployment circuits
  • OreSat Power Domain (OPD) control circuitry

C3 block digram

Design materials are on Google docs; we'll post links / PDFs soon.

Bill of Materials (BOM) can be found here.

OreSat C3 version 6 (KiCAD)

Fixes for the radio receivers, version 2 backplane pinout, and lots of little tweaks after our lessons learned on OreSat0. OH, and a COMPLETE REFACTOR since we switched from the STM32F439 to an Octavo OSD335x-SM and switched from EAGLE to KICAD. Yikes.

C3 version 6 PCBA

V6 Software

The C3 runs Python code that interacts with the radios, peripherals, and CAN bus. Here's more information.

OreSat C3 version 5 (EAGLE)

C3 V5 flew on Oresat0, Oregon's first satellite! Everything worked great, except for the radio receivers (L band LNA oscillated, and UHF LNA was turned off in firmware).

v5 Firmware

The firmware for the C3 card is written in C and runs on top of ChibiOS, a small RTOS. It is integrated into the oresat-firmware repository. The firmware application for this project is located here.

OreSat C3 version 4 (EAGLE)

C3 V4 is our latest version of the C3 card; it's getting ready for flight in Q2 2021 in OreSat0. It's got all of the functionality necessary for flight.

C3 version 4 PCBA

OreSat C3 V3 (2019-2020 ECE Capstone)

The 2018-2019 ECE Capstone brought the card to version 3. It implements an STM32F446VET6 IC, the full L band receiver with ultistage LNA, and a UHF radio with LNA but no PA for transmitting.

C3 version 3 PCBA

Breadboard Prototype

Most embedded project starts out as a bunch of development boards strung together; the C3 is no different! The breadboard prototype for the C3 card implements an STM32F446RE development board connected to two SPI radios, the OreSat FlatSat backplane via a CAN transceiver and I2C for the OPD interface, and a SDIO and SPI connected SD/MMC Card. The breadboard implements stronger pullups for the I2C lines than the GPIO of the STM32 can provide. It is currently capable of interfacing with and activating the OPD connected boards.

Breadboard Prototype

License

All materials in this repo are copyright Portland State Aerospace Society and are licensed under the CERN Open Hardware Licence Version 2 - Strongly Reciprocal (CERN-OHL-S v2), or any later version. A copy of the license is located in here.