7
mirror of https://github.com/parallella/parallella-hw.git synced 2024-11-24 11:35:00 +00:00
parallella-hw/archive/boards/gen1.1/fpga/hdl/README
Andreas Olofsson 046706db8a Reorg
2016-02-03 00:43:14 -05:00

12 lines
275 B
Plaintext

***Design Hiearchy***
parallella.v - Top level file (start here)
-axi_slave - AXI slave interface for the Zynq
-ax_master - AXI master interface for the Zynq
-ewrapper_link_top - eLink wrapper module
-axi_elink_if - AXI<-->eLink interface module