Fix schematic and PCB errors #1

Open

AllSpiceAlice wants to merge 8 commits from develop into main

AllSpiceAlice commented

2024-08-06 05:16:58 +00:00

Owner

Resolved Issues

Fix USB_DM, USB_DP swap, resolves #3
Fix GPIO24 bias resistors R10, R1, swapped
Remove C19, C20, excessive bypass caps
Add protection diode D1 between VBUS and VSYS
Remove jumper R16 from 3V3 to U1
Adjust USB data transmission resistors R12, R13 from 24 Ω to 27 Ω
Add Bootselect switch
Swap QSPI_SD2, QSPI_SD3
Remove Debug2 connector J3
Add protection to endstops
Add LEDs to Fans

Description

V0.4 Fixes design errors from V0.3

Design Review Checklist

Process

Commits in correct branch
Schematic and PCB file names follow standard
Export necessary review files (3D model, BOM, etc.)
Update relevant system architecture documents
Update project README page
Simulations uploaded and outputs explained

System

Power
- Sufficient power supplied from upstream source
- Supply rated for necessary country specifications
- Estimated total worst-case power supply draw
Connectors
- I/Os are specified
- Sufficient Current and Voltage rating
- Mating connectors have matching pinout
- Same contact material specified for mating connectors
Testing
- Test procedure written
Environmental
- Specified min/max operating temperature
- Specified min/max storage temperature
- Specified min/max humidity
ROHS compliance requirement review

Components

Unpopulated components are denoted DNI
Components meet environmental specifications
All components have quantity, reference designator and description
Suggested and alternate manufacturers listed
Price and stock checked for each component
Component derating
- Voltage
- Current
- Power at worst-case operating temperature
- Temperature at worst-case power

Schematics

Document
- Dot on each connection
- No four-point connections
- Title block completed for each sheet
- All components have reference designators and values
- Multi-part components don't have unplaced symbols
- Page title present and consistent on all pages if not in title block
- Symbols identify open collector/drain pins and internal pulled up/down pins
- Pin names and attributes on symbols with multi-function pins should match actual design usage (I/O/Bi, Name)
- Components follow preferred reference designator pattern
External I/O
- Filtered for EMI
- Protected against electrostatic discharge (ESD)
- Unused inputs terminated
Microcontrollers / ICs
- Predictable or controlled power-up state
  - Reset filtered
- Sufficient bypass capacitance
- Oscillators checked for reliable startup
- Pullups on open-collector pins
- Logic-low and logic-high voltage levels checked
- No-connect pins labeled NC
- Clock lines with series termination and parallel termination component locations present even if not populated; zero ohm resistor for series, unpopulated parts for parallel termination
- Check for input voltages applied with power off and CMOS latchup possibilities
- Check the data sheet errata and apnotes for weird IC behaviors
Busses
- UART/USART TX->RX and RX<-TX
- I2C SDA and SCL pullup with appropriate value per capacitance
- Setup, hold, access times for data and address busses
Analog
- Sufficient power rails for analog circuits
- Amplifiers checked for stability
- Consider signal rate-of-rise and fall for noise radiation
General
- Sufficient bulk capacitance calculated
- Polarized components checked
- Electrolytic/tantalum capacitors checked for no reverse voltage
- Electrolytic/tantalum capacitors temperature/voltage derating sufficient for MTBF
- Sufficient capacitance on low dropout voltage regulators
- Sufficient time delays and slew rates for comparators
- Sufficient common mode input voltage rating on opamps
- Check pin numbers of all custom-generated parts
- Check reverse base-emitter current/voltage on bipolar transistors
- Power nets use preferred and consistent naming (ex. no 3.3V vs +3.3V)
- Debug resources added by design (leds, serial ports, etc.) even if unpopulated by default

PCB

Manufacturing
- PCB manufacturing requirements noted on fab layer
  - Plating specified
    - Plating material
    - Plating thickness
  - Layer stack-up specified
  - Minimum trace/space specified
  - Minimum hole size specified
  - PCB color specified
  - Silkscreen color specified
  - Controlled impedance specified
  - Blind or buried vias specified
  - Panelization specified
    - External routing specified (ex. v-groove vs route)
  - Drill table generated
  - All specifications exceed manufacturing tolerance
- Space between power planes minimized
- Solder paste openings proper size
- Fiducials placed if necessary
Footprints
- Pin 1 marked in a consistent manner
- Component polarity marked
  - Diodes, LEDs
  - Electrolytic, tantalum capacitors
  - Keyed components like connectors
- Footprint dimensions cross-checked with datasheet recommendation
- Sufficient thermal pads on high-power components or nets
Placement
- Jumpers accessible
- Debug connectors accessible
- Filter resistors closer to source
- Termination resistors close to target
- Small loop path on switch-mode power supplies
- Bypass capacitors close to ICs
- Bypass capacitors close to connectors
- Drivers / receivers close to connectors
- SMT components on top side, through-hole components on bottom side if possible
Clearance
- Keep-out areas honored
  - Around mounting holes
  - For programming tools
  - For assembly tools (wrenches, screwdrivers etc.)
  - For connectors
- Trace-to-trace clearance based upon voltage rating
- Component size based upon voltage rating
- Keep components away from board edge
Mechanical
- CAD file uploaded
- Clearance above connectors
- Clearance below through-hole components
- Enough space for the minimum bending radius of the wire harness
- Mounting holes electrically isolated if necessary
  - Mounting holes have via stitching
- Hole diameters leave margin for plating
- Board outline defined
- Mechanical enclosure defined
- Internal corners are rounded and can be milled
Electrical
- All traces are routed
- Analog and digital commons joined at only one point
- ERC passes
- Isolation barriers are large enough
Signal integrity
- Gaps in ground planes checked and minimized
- High-speed signals avoid gaps in ground planes
- Stubs minimized for high-speed signals
- Differential pair spacing based upon impedance matching
- Transmission lines terminated with an appropriate impedance
- Crystal connections kept short
- Guard ring around crystals
- Traces avoided under sensitive components
- Traces avoided under noisy components
- Via fencing of sensitive RF transission lines done with the proper via spacing (< 1/20 lambda)
- Option for a shielding can over sensitive circuitry e.g. RF?
Copper pour
- All planes have been poured
- Planes and pours checked for high-impedance paths
- No pour between adjacent pins on ICs
Traces
- Trace-pad connections sufficiently obtuse (angle 90 deg or more)
- Trace widths sufficient for the current draw and max heating
- No connections between adjacent pins on ICs
- Vias for internal power traces sufficiently large
- Mitered bends or soft curves (r > 3 trace width) for impedance sensitive traces
Thermal
- Temperature sensitive components placed away from hot components
- Thermal vias in thermal pads
Testing
- Test points on PCBs for critical circuits, hard to reach nets
- Ground connection points close to analog test points
Silk screen
- Notes and documentation
  - Updated revision number
  - Updated date
  - Blank space designated for a serial / assembly number
- No silk screen over pads / vias
- Text is readable from at most two directions
- Silk screen size / font will legible after printing
- Connector pin-outs labeled
- Fuse size and type marked on PCB
- Functional groups marked
- Functionality labeled
  - Test points
  - LEDs
  - Buttons
  - Connectors/terminals
  - Jumpers/fuses

## Resolved Issues - Fix USB_DM, USB_DP swap, resolves #3 - Fix GPIO24 bias resistors R10, R1, swapped - Remove C19, C20, excessive bypass caps - Add protection diode D1 between VBUS and VSYS - Remove jumper R16 from 3V3 to U1 - Adjust USB data transmission resistors R12, R13 from 24 Ω to 27 Ω - Add Bootselect switch - Swap QSPI_SD2, QSPI_SD3 - Remove Debug2 connector J3 - Add protection to endstops - Add LEDs to Fans ## Description V0.4 Fixes design errors from V0.3 ## Design Review Checklist ### Process - [x] Commits in correct branch - [x] Schematic and PCB file names follow standard - [x] Export necessary review files (3D model, BOM, etc.) - [x] Update relevant system architecture documents - [x] Update project README page - [x] Simulations uploaded and outputs explained ### System - [x] Power - [x] Sufficient power supplied from upstream source - [x] Supply rated for necessary country specifications - [x] Estimated total worst-case power supply draw - [x] Connectors - [x] I/Os are specified - [x] Sufficient Current and Voltage rating - [x] Mating connectors have matching pinout - [x] Same contact material specified for mating connectors - [x] Testing - [x] Test procedure written - [x] Environmental - [x] Specified min/max operating temperature - [x] Specified min/max storage temperature - [x] Specified min/max humidity - [x] ROHS compliance requirement review ### Components - [x] Unpopulated components are denoted DNI - [x] Components meet environmental specifications - [x] All components have quantity, reference designator and description - [x] Suggested and alternate manufacturers listed - [x] Price and stock checked for each component - [x] Component derating - [x] Voltage - [x] Current - [x] Power at worst-case operating temperature - [x] Temperature at worst-case power ### Schematics - [x] Document - [x] Dot on each connection - [x] No four-point connections - [x] Title block completed for each sheet - [x] All components have reference designators and values - [x] Multi-part components don't have unplaced symbols - [x] Page title present and consistent on all pages if not in title block - [x] Symbols identify open collector/drain pins and internal pulled up/down pins - [x] Pin names and attributes on symbols with multi-function pins should match actual design usage (I/O/Bi, Name) - [x] Components follow preferred reference designator pattern  - [x] External I/O - [x] Filtered for EMI - [x] Protected against electrostatic discharge (ESD) - [x] Unused inputs terminated - [x] Microcontrollers / ICs - [x] Predictable or controlled power-up state - [x] Reset filtered - [x] Sufficient bypass capacitance - [x] Oscillators checked for reliable startup - [x] Pullups on open-collector pins - [x] Logic-low and logic-high voltage levels checked - [x] No-connect pins labeled NC - [x] Clock lines with series termination and parallel termination component locations present even if not populated; zero ohm resistor for series, unpopulated parts for parallel termination - [x] Check for input voltages applied with power off and CMOS latchup possibilities - [x] Check the data sheet errata and apnotes for weird IC behaviors - [ ] Busses - [ ] UART/USART TX->RX and RX<-TX - [ ] I2C SDA and SCL pullup with appropriate value [per capacitance](https://www.ti.com/lit/an/slva689/slva689.pdf) - [ ] Setup, hold, access times for data and address busses - [x] Analog - [x] Sufficient power rails for analog circuits - [x] Amplifiers checked for stability - [x] Consider signal rate-of-rise and fall for noise radiation - [ ] General - [ ] Sufficient bulk capacitance calculated - [ ] Polarized components checked - [ ] Electrolytic/tantalum capacitors checked for no reverse voltage - [ ] Electrolytic/tantalum capacitors temperature/voltage derating sufficient for MTBF - [x] Sufficient capacitance on low dropout voltage regulators - [ ] Sufficient time delays and slew rates for comparators - [ ] Sufficient common mode input voltage rating on opamps - [ ] Check pin numbers of all custom-generated parts - [ ] Check reverse base-emitter current/voltage on bipolar transistors - [ ] Power nets use preferred and consistent naming (ex. no `3.3V` vs `+3.3V`) - [ ] Debug resources added by design (leds, serial ports, etc.) even if unpopulated by default ### PCB - [x] Manufacturing - [x] PCB manufacturing requirements noted on `fab` layer - [x] Plating specified - [x] Plating material - [x] Plating thickness - [x] Layer stack-up specified - [x] Minimum trace/space specified - [x] Minimum hole size specified - [x] PCB color specified - [x] Silkscreen color specified - [x] Controlled impedance specified - [x] Blind or buried vias specified - [x] Panelization specified - [x] External routing specified (ex. v-groove vs route) - [x] Drill table generated - [x] All specifications exceed manufacturing tolerance - [x] Space between power planes minimized - [x] Solder paste openings proper size - [x] Fiducials placed if necessary - [x] Footprints - [x] Pin 1 marked in a consistent manner - [x] Component polarity marked - [x] Diodes, LEDs - [x] Electrolytic, tantalum capacitors - [x] Keyed components like connectors - [x] Footprint dimensions cross-checked with datasheet recommendation - [x] Sufficient thermal pads on high-power components or nets - [x] Placement - [x] Jumpers accessible - [x] Debug connectors accessible - [x] Filter resistors closer to source - [x] Termination resistors close to target - [x] Small loop path on switch-mode power supplies - [x] Bypass capacitors close to ICs - [x] Bypass capacitors close to connectors - [x] Drivers / receivers close to connectors - [x] SMT components on top side, through-hole components on bottom side if possible - [x] Clearance - [x] Keep-out areas honored - [x] Around mounting holes - [x] For programming tools - [x] For assembly tools (wrenches, screwdrivers etc.) - [x] For connectors - [x] Trace-to-trace clearance based upon voltage rating - [x] Component size based upon voltage rating - [x] Keep components away from board edge - [x] Mechanical - [x] CAD file uploaded - [x] Clearance above connectors - [x] Clearance below through-hole components - [x] Enough space for the minimum bending radius of the wire harness - [x] Mounting holes electrically isolated if necessary - [x] Mounting holes have via stitching - [x] Hole diameters leave margin for plating - [x] Board outline defined - [x] Mechanical enclosure defined - [x] Internal corners are rounded and can be milled - [x] Electrical - [x] All traces are routed - [x] Analog and digital commons joined at only one point - [x] ERC passes - [x] Isolation barriers are large enough - [x] Signal integrity - [x] Gaps in ground planes checked and minimized - [x] High-speed signals avoid gaps in ground planes - [x] Stubs minimized for high-speed signals - [x] Differential pair spacing based upon impedance matching - [x] Transmission lines terminated with an appropriate impedance - [x] Crystal connections kept short - [x] Guard ring around crystals - [x] Traces avoided under sensitive components - [x] Traces avoided under noisy components - [x] Via fencing of sensitive RF transission lines done with the proper via spacing (< 1/20 lambda) - [x] Option for a shielding can over sensitive circuitry e.g. RF? - [x] Copper pour - [x] All planes have been poured - [x] Planes and pours checked for high-impedance paths - [x] No pour between adjacent pins on ICs - [x] Traces - [x] Trace-pad connections sufficiently obtuse (angle 90 deg or more) - [x] Trace widths sufficient for the current draw and max heating - [x] No connections between adjacent pins on ICs - [x] Vias for internal power traces sufficiently large - [x] Mitered bends or soft curves (r > 3 trace width) for impedance sensitive traces - [x] Thermal - [x] Temperature sensitive components placed away from hot components - [x] Thermal vias in thermal pads - [x] Testing - [x] Test points on PCBs for critical circuits, hard to reach nets - [x] Ground connection points close to analog test points - [ ] Silk screen - [x] Notes and documentation - [x] Updated revision number - [x] Updated date - [x] Blank space designated for a serial / assembly number - [x] No silk screen over pads / vias - [ ] Text is readable from at most two directions - [ ] Silk screen size / font will legible after printing - [ ] Connector pin-outs labeled - [ ] Fuse size and type marked on PCB - [ ] Functional groups marked - [ ] Functionality labeled - [ ] Test points - [ ] LEDs - [ ] Buttons - [ ] Connectors/terminals - [ ] Jumpers/fuses

AllSpiceAlice added 1 commit 2024-08-06 05:16:58 +00:00

d815fc8d16 Fix schematic and PCB errors

AllSpiceAlice requested review from RevaReviewa 2024-08-06 05:22:52 +00:00

AllSpiceAlice requested review from MikaChanical 2024-08-06 05:22:52 +00:00

AllSpiceAlice requested review from PavelInPurchasing 2024-08-06 05:22:52 +00:00

AllSpiceAlice requested review from daniel 2024-08-06 05:22:52 +00:00

AllSpiceAlice added the

priority/5 - critical

layout

firmware

labels 2024-08-06 05:23:04 +00:00

RevaReviewa commented

2024-08-06 05:25:16 +00:00

Member

@Daniel, can you check QSPI_D2 and QSPI_D3? They look swapped.

@Daniel, can you check QSPI_D2 and QSPI_D3? They look swapped. !snippet[](RPI-PICO-R3-PUBLIC.DSN){ commit="ad10cfced55b1abdba8d8a1c924de5d19d891bd7" doc-id="67612bb56aa7d3a48b11" variant="default" view-coords="3.8,50.9,27.7,66.5" aspect-ratio="1.405" thumbnail="float-left" }

daniel commented

2024-08-06 05:27:06 +00:00

Member

@Daniel, can you check QSPI_D2 and QSPI_D3? They look swapped.

@RevaReviewa , this has been fixed in V0.4

> @Daniel, can you check QSPI_D2 and QSPI_D3? They look swapped. > > !snippet[](RPI-PICO-R3-PUBLIC.DSN){ commit="ad10cfced55b1abdba8d8a1c924de5d19d891bd7" doc-id="67612bb56aa7d3a48b11" variant="default" view-coords="3.8,50.9,27.7,66.5" aspect-ratio="1.405" thumbnail="float-left" } @RevaReviewa , this has been fixed in V0.4 !thumbnail[](RPI-PICO-R3-PUBLIC.DSN){ diff="AllSpice-Demos/OrCAD-Demo:ad10cfced55b1abdba8d8a1c924de5d19d891bd7...d815fc8d16966b6c4b65eb4b0f26d05d4212cde7" pr="1" doc-id="67612bb56aa7d3a48b11" diff-visibility="full" variant="default" view-coords="3.4,50.7,29.4,66.7" aspect-ratio="1.405" }

daniel referenced this pull request

2024-08-06 05:27:27 +00:00

Verify QSPI_D2, QSPI_D3 #2

RevaReviewa referenced this pull request

2024-08-06 05:28:31 +00:00

Verify QSPI_D2 and QSPI_D3 #3

PavelInPurchasing commented

2024-08-06 05:38:20 +00:00

Member

@AllSpiceAlice, I took a look at the BOM and changes. All parts are on the approved parts list (APL) and are in stock. Clear to fab!

MikaChanical approved these changes 2024-08-06 05:40:29 +00:00

RPI-PICO-R3a-PUBLIC.brd Outdated

MikaChanical commented

2024-08-06 05:40:24 +00:00

Member

@AllSpiceAlice, mechanical review complete. No change to board outline, or mounting features. All new components (and old components) are below the height limit. It think it's ready!

@AllSpiceAlice, mechanical review complete. No change to board outline, or mounting features. All new components (and old components) are below the height limit. It think it's ready! !thumbnail[](RPI-PICO-R3a-PUBLIC.brd){ diff="AllSpice-Demos/OrCAD-Demo:ad10cfced55b1abdba8d8a1c924de5d19d891bd7...d815fc8d16966b6c4b65eb4b0f26d05d4212cde7" pr="1" layers="81,82,1,32,116,115,111,67,66,42,41,65,64,40,37,38,35,36,110,109,108,107,33,34,58,57,106,105,104,103" diff-visibility="full" variant="default" view-coords="2.3,1.3,96.9,99.0" aspect-ratio="0.510" }

brendan marked this conversation as resolved

PavelInPurchasing approved these changes 2024-08-06 05:40:54 +00:00

RevaReviewa commented

2024-08-06 05:42:58 +00:00

Member

@daniel , the USB power traces need to be widened. They don't match the current requirements or heat dissipation. Check the spec.

@daniel , the USB power traces need to be widened. They don't match the current requirements or heat dissipation. Check the spec. !snippet[](RPI-PICO-R3a-PUBLIC.brd){ commit="ad10cfced55b1abdba8d8a1c924de5d19d891bd7" layers="1" variant="default" view-coords="32.0,7.8,66.6,47.4" aspect-ratio="0.510" thumbnail="float-left" }

daniel commented

2024-08-06 05:45:34 +00:00

Member

@daniel , the USB power traces need to be widened. They don't match the current requirements or heat dissipation. Check the spec.

We created new outlines for the polygon traces. I've run the calculation and we have 1.2 factor of safety.

> @daniel , the USB power traces need to be widened. They don't match the current requirements or heat dissipation. Check the spec. > > !snippet[](RPI-PICO-R3a-PUBLIC.brd){ commit="ad10cfced55b1abdba8d8a1c924de5d19d891bd7" layers="1" variant="default" view-coords="32.0,7.8,66.6,47.4" aspect-ratio="0.510" thumbnail="float-left" } We created new outlines for the polygon traces. I've run the calculation and we have 1.2 factor of safety.

Screenshot 2024-08-06 at 12.44.04 AM.png

211 KiB

daniel reviewed 2024-08-06 05:46:35 +00:00

RPI-PICO-R3a-PUBLIC.brd Outdated

daniel commented

2024-08-06 05:46:35 +00:00

Member

Thank you for removing the alternate crystal footprint.

!thumbnail[](RPI-PICO-R3a-PUBLIC.brd){ diff="AllSpice-Demos/OrCAD-Demo:ad10cfced55b1abdba8d8a1c924de5d19d891bd7...d815fc8d16966b6c4b65eb4b0f26d05d4212cde7" pr="1" layers="81,82,1,32,116,115,111,67,66,42,41,65,64,40,37,38,35,36,110,109,108,107,33,34,58,57,106,105,104,103" diff-visibility="full" variant="default" view-coords="28.3,61.1,63.9,74.4" aspect-ratio="0.510" } Thank you for removing the alternate crystal footprint.

daniel reviewed 2024-08-06 05:47:38 +00:00

RPI-PICO-R3-PUBLIC.DSN

daniel commented

2024-08-06 05:47:38 +00:00

Member

Adjusted based on RPI design

!thumbnail[](RPI-PICO-R3-PUBLIC.DSN){ diff="AllSpice-Demos/OrCAD-Demo:ad10cfced55b1abdba8d8a1c924de5d19d891bd7...d815fc8d16966b6c4b65eb4b0f26d05d4212cde7" pr="1" doc-id="67612bb56aa7d3a48b11" diff-visibility="full" variant="default" view-coords="47.3,28.2,55.1,43.5" aspect-ratio="1.405" } Adjusted based on RPI design

daniel reviewed 2024-08-06 05:48:27 +00:00

RPI-PICO-R3-PUBLIC.DSN

daniel commented

2024-08-06 05:48:27 +00:00

Member

Added LED connected to GPIO25

!thumbnail[](RPI-PICO-R3-PUBLIC.DSN){ diff="AllSpice-Demos/OrCAD-Demo:ad10cfced55b1abdba8d8a1c924de5d19d891bd7...d815fc8d16966b6c4b65eb4b0f26d05d4212cde7" pr="1" doc-id="67612bb56aa7d3a48b11" diff-visibility="full" variant="default" view-coords="76.0,32.5,94.4,46.3" aspect-ratio="1.405" } Added LED connected to GPIO25

daniel reviewed 2024-08-06 05:48:57 +00:00

RPI-PICO-R3-PUBLIC.DSN

daniel commented

2024-08-06 05:48:57 +00:00

Member

@RevaReviewa , can you take a look at this new BOOTSEL switch?

!thumbnail[](RPI-PICO-R3-PUBLIC.DSN){ diff="AllSpice-Demos/OrCAD-Demo:ad10cfced55b1abdba8d8a1c924de5d19d891bd7...d815fc8d16966b6c4b65eb4b0f26d05d4212cde7" pr="1" doc-id="67612bb56aa7d3a48b11" diff-visibility="full" variant="default" view-coords="6.6,26.5,32.0,52.7" aspect-ratio="1.405" } @RevaReviewa , can you take a look at this new BOOTSEL switch?

RevaReviewa commented

2024-08-06 05:49:31 +00:00

Member

It looks great. Thank you for using the reference design from the library!

brendan referenced this pull request

2024-10-16 21:53:00 +00:00

Fix USB power traces #6

MikaChanical reviewed 2024-10-17 00:17:28 +00:00

RPI-PICO-R3a-PUBLIC.brd Outdated

MikaChanical commented

2024-10-17 00:17:28 +00:00

Member

@AllSpiceAlice , the spec for the mounting holes is 2.1mm (± 0.05mm). We're getting reports that the prototypes aren't hitting this spec. Can you check the actual file?

!thumbnail[](RPI-PICO-R3a-PUBLIC.brd){ diff="AllSpice-Demos/OrCAD-Demo:ad10cfced55b1abdba8d8a1c924de5d19d891bd7...d815fc8d16966b6c4b65eb4b0f26d05d4212cde7" pr="1" layers="81,82,1,32,67,66,42,41,65,64,40,37,38,35,36,33,34,57" diff-visibility="full" variant="default" view-coords="23.5,7.0,80.3,17.8" aspect-ratio="0.510" } @AllSpiceAlice , the spec for the mounting holes is 2.1mm (± 0.05mm). We're getting reports that the prototypes aren't hitting this spec. Can you check the actual file?

AllSpiceAlice added 1 commit 2024-10-17 00:24:40 +00:00

1c2c375384 Update mounting holes (2.1mm +/- 0.05mm)

AllSpiceAlice added 1 commit 2024-10-17 00:27:25 +00:00

0cdf25c98a Revert "Update mounting holes (2.1mm +/- 0.05mm)"

This reverts commit 1c2c375384.

AllSpiceAlice added 1 commit 2024-10-17 00:30:27 +00:00

6c0a981e18 Check v24.1

AllSpiceAlice added 1 commit 2024-10-17 00:54:35 +00:00

a54c1baa0b Revert "Check v24.1"

This reverts commit 6c0a981e18.

AllSpiceAlice added 1 commit 2024-10-17 00:56:18 +00:00

1f7a1fb3ff Try 24.1 files again

AllSpiceAlice added 1 commit 2024-10-17 01:10:11 +00:00

e2eb9d8c5f Add V2 changes

AllSpiceAlice added 1 commit 2024-10-17 04:02:46 +00:00

b0d764f6a3 Revert changes from experiment

brendan referenced this pull request

2024-10-18 15:45:25 +00:00

Widen power traces #8

gautam reviewed 2024-10-25 16:27:05 +00:00

RPI-PICO-R3a-PUBLIC.brd

gautam commented

2024-10-25 16:27:05 +00:00

Owner

@daniel Hey do we really need 10mil trace here?

!thumbnail[](RPI-PICO-R3a-PUBLIC.brd){ diff="AllSpice-Demos/OrCAD-Demo:ad10cfced55b1abdba8d8a1c924de5d19d891bd7...b0d764f6a36b18d467021a4ffdd30a93ac150476" pr="1" layers="81,82,1,32,67,66,42,41,65,64,40,37,38,35,36,33,34,57" diff-visibility="full" variant="default" view-coords="13.0,12.5,58.6,27.7" aspect-ratio="0.510" } @daniel Hey do we really need 10mil trace here?

This pull request can be merged automatically.

You are not authorized to merge this pull request.

You can also view command line instructions.