14 lines
162 B
Verilog
14 lines
162 B
Verilog
// generated by newgenasym Tue Aug 19 10:27:45 2014
|
|
|
|
|
|
module \1n4448 (in, out);
|
|
inout in;
|
|
inout out;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|