15 lines
181 B
Verilog
15 lines
181 B
Verilog
// generated by newgenasym Mon Aug 30 14:52:10 2010
|
|
|
|
|
|
module \10elt24 (d, q, \q* );
|
|
input d;
|
|
output q;
|
|
output \q* ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|