15 lines
177 B
Verilog
15 lines
177 B
Verilog
// generated by newgenasym Fri Jan 23 17:38:19 2015
|
|
|
|
|
|
module \10h103 (d1, d2, q);
|
|
input d1;
|
|
input d2;
|
|
output q;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|