15 lines
199 B
Verilog
15 lines
199 B
Verilog
// generated by newgenasym Mon Sep 13 13:54:04 2010
|
|
|
|
|
|
module ep12sd1sape (closed, comm, open);
|
|
output closed;
|
|
input comm;
|
|
output open;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|