15 lines
184 B
Verilog
15 lines
184 B
Verilog
// generated by newgenasym Thu May 28 17:05:00 2009
|
|
|
|
|
|
module mc7805k_l (an, cat, ref);
|
|
input an;
|
|
output cat;
|
|
inout ref;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|