13 lines
143 B
Verilog
13 lines
143 B
Verilog
// generated by newgenasym Tue May 18 12:04:11 2010
|
|
|
|
|
|
module testpoint_l (a);
|
|
inout a;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|