14 lines
169 B
Verilog
14 lines
169 B
Verilog
// generated by newgenasym Wed Nov 3 13:42:36 2010
|
|
|
|
|
|
module rsmd0603 (a, b);
|
|
input [0:0] a;
|
|
output [0:0] b;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|