14 lines
190 B
Verilog
14 lines
190 B
Verilog
// generated by newgenasym Tue May 18 12:00:45 2010
|
|
|
|
|
|
module conn_gen (con_pin);
|
|
parameter size = 1;
|
|
inout [size-1:0] con_pin;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|