14 lines
153 B
Verilog
14 lines
153 B
Verilog
// generated by newgenasym Tue May 18 12:00:47 2010
|
|
|
|
|
|
module ctap (b, s);
|
|
input b;
|
|
output s;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|