12 lines
123 B
Verilog
12 lines
123 B
Verilog
// generated by newgenasym Tue May 18 12:00:50 2010
|
|
|
|
|
|
module drawing ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|