13 lines
151 B
Verilog
13 lines
151 B
Verilog
// generated by newgenasym Tue May 18 12:01:04 2010
|
|
|
|
|
|
module \pin#20names (name);
|
|
input name;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|