12 lines
130 B
Verilog
12 lines
130 B
Verilog
// generated by newgenasym Tue May 18 12:01:08 2010
|
|
|
|
|
|
module sim_directives ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|