15 lines
190 B
Verilog
15 lines
190 B
Verilog
// generated by newgenasym Mon Jul 14 17:35:55 2014
|
|
|
|
|
|
module f07 (a, y);
|
|
parameter size = 1;
|
|
input [size-1:0] a;
|
|
output y;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|