15 lines
168 B
Verilog
15 lines
168 B
Verilog
// generated by newgenasym Mon Jul 14 18:25:29 2014
|
|
|
|
|
|
module f08 (a, b, o);
|
|
input a;
|
|
input b;
|
|
output o;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|