16 lines
189 B
Verilog
16 lines
189 B
Verilog
// generated by newgenasym Mon Sep 15 09:27:37 2014
|
|
|
|
|
|
module f273 (cl, cp, d, q);
|
|
input cl;
|
|
input cp;
|
|
input d;
|
|
output q;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|