12 lines
127 B
Verilog
12 lines
127 B
Verilog
// generated by newgenasym Fri Feb 27 18:53:35 2015
|
|
|
|
|
|
module comparators ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|