7
mirror of https://github.com/parallella/parallella-hw.git synced 2025-04-04 16:56:53 +00:00
Parallella board design files
Go to file
Ola Jeppsson beb4ca09e9 Add ESDK 2015.1 compatible bitstreams
These are the ones used in Pubuntu 2015.1

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
2015-05-23 22:36:09 +02:00
boards Merge remote-tracking branch 'origin/elink_redesign_fred' 2015-03-23 15:29:55 -04:00
fpga Add ESDK 2015.1 compatible bitstreams 2015-05-23 22:36:09 +02:00
.gitignore New Vivado-friendly modules, testbench for elink gold-vs-new. 2014-11-19 12:02:18 -05:00
.gitmodules Added external repo fpgahdl_xilinx from analog devices. 2014-05-16 14:54:00 -04:00
CONTRIBUTING.md Starting work on a proper README file.. 2015-04-09 09:59:54 -04:00
COPYING Initial repository creation 2013-06-29 15:05:36 -04:00
README.md fixed broken links 2015-04-09 11:41:44 -04:00

PARALLELLA: Supercomputing for Everyone

This repository contains the Parallella board design source files and the FPGA source files.

Board Files

The Parallella board is open source hardware. The table belo

Board Description
parallella-gen1 Parallella Kickstarter board currently in production
porcupine Breakout board
parallella-template KiCad template board for creating daughter cards
parallella-gen2 The next Parallella board (work in progress...)

FPGA Sources

The table below contains links to some of the key blocks used by the Parallella. The complete source tree can be found in "fpga/src"

Board Description
elink Top level of elink physical interface used by the Epiphany
ecfg elink configuration register file
erx elink receiver
etx elink transmitter
embox Fifo based mailbox with interrupt output
emmu Memory address translation unit
emaxi AXI master interface
esaxi AXI slave interface

Vivado (Xilinx) Projects

License

Unless otherwise specified the parallella-hw project uses the GPLv3 for RTL code and Creative Common Share Alike for board design files. The GPLv3 license notice can be found at the bottom of the file.

##Contribution We are looking for external contribution to to the Parallella project! If you have something to contribute in the area of board, system, FPGA design, dig in! All pull requests will be considered. Instructions for contributing can be found HERE.